

**PERKIN-ELMER**

**HIGH PERFORMANCE  
FLOATING-POINT PROCESSOR  
(HPFPP)**

**Installation and Maintenance Manual**

29-705 R11

The information in this document is subject to change without notice and should not be construed as a commitment by the Perkin-Elmer Corporation. The Perkin-Elmer Corporation assumes no responsibility for any errors that may appear in this document.

The hardware description in this document is intended solely for use in operation, installation, maintenance, or repair of Perkin-Elmer equipment. Use of this document for all other purposes, without prior written approval from Perkin-Elmer is prohibited.

Any approved copy of this manual must include the Perkin-Elmer copyright notice.

The Perkin-Elmer Corporation, Computer Systems Division 2 Crescent Place, Oceanport, New Jersey 07757

© 1979, 1982 by The Perkin-Elmer Corporation

Printed in the United States of America

## TABLE OF CONTENTS

PREFACE		vii	
CHAPTERS			
1	INTRODUCTION	1-1	
2	INSTALLATION	2-1	
	2.1 INTRODUCTION	2-1	
	2.2 POWER REQUIREMENTS	2-1	
	2.3 CPU STRAPPING	2-1	
	2.4 SWITCH POSITIONING AND CLOCKS	2-1	
	2.5 TESTING	2-2	
3	PROGRAMMING CONSIDERATIONS	3-1	
	3.1 FUNCTION CODES	3-1	
	3.2 UNNORMALIZED LOAD	3-1	
	3.3 CONDITION CODES	3-2	
	3.4 REGISTER SELECTION	3-2	
	3.4.1 Destination Register	3-2	
	3.4.2 Source Register	3-2	
	3.5 SINGLE-PRECISION VS DOUBLE-PRECISION	3-2	
4	HPFPP ALGORITHMS	4-1	
	4.1 INTRODUCTION	4-1	
	4.2 READ CONDITION CODE	4-2	
	4.3 LOAD MOST SIGNIFICANT HALF	4-2	
	4.4 LOAD	4-3	
	4.5 READ	4-5	

CHAPTERS (Continued)

	4.6	ADD/SUPTRACT	4-5
	4.7	MULTIPLY	4-8
	4.8	DIVIDE	4-11
	4.9	ROUNDING	4-12
	4.10	FAULT PROCESSING (State 4)	4-14
5		BLOCK DIAGRAM ANALYSIS	5-1
	5.1	INTRODUCTION	5-1
	5.2	A STACK, B STACK	5-2
	5.3	B ADDRESS MULTIPLEXOR	5-2
	5.4	A MULTIPLEXOR	5-2
	5.5	B MULTIPLEXOR A, B MULTIPLEXOR B	5-2
	5.6	MANTISSA ALU	5-2
	5.7	MAL SHIFTER	5-2
	5.8	ARITHMETIC LATCH	5-3/5-4
	5.9	MULTIPLIER/QUOTIENT REGISTER	5-3/5-4
	5.10	MQ SHIFTER	5-3/5-4
	5.11	EXPONENT ALU AND REGISTERS	5-3/5-4
6		LOGIC ANALYSIS	6-1
	6.1	INTRODUCTION	6-1
	6.2	INTERFACE (HPFPP-A)	6-1
	6.2.1	HPFPP Start-Up Sequence	6-1
	6.2.2	HPFPP Shut-Down Sequence	6-3
	6.3	CLOCK (HPFPP-A)	6-4
	6.4	STATE REGISTERS (HPFPP-A)	6-5
	6.5	FUNCTION SELECT AND DECODING (A-5C3, B-2H6)	6-6
	6.6	EXPONENT LOGIC (HPFPP-A)	6-7

CHAPTERS (Continued)

6.7	XCNTR CIRCUIT (HPFPP-B)	6-8
6.8	MULTIPLY CONTROLLER (HPFPP-B)	6-9
6.9	MALU CONTROL (HPFPP-A)	6-11
6.10	MAL SHIFTER AND A LATCH	6-11
6.11	MQ AND MQ SHIFTER	6-12
6.12	AMY CIRCUIT	6-12
6.13	BMXA, PMXB CIRCUITS	6-12
6.14	ASTK, BSTK CIRCUITS	6-13
6.15	CONDITION CODE AND SIGN LOGIC (HPFPP-A)	6-13
6.16	GUARD DIGITS AND ROUNDING LOGIC (HPFPP-B)	6-13

APPENDIXES

A	FLOATING-POINT ARITHMETIC	A-1
B	GUARD DIGITS	B-1
C	R*-ROUNDING	C-1
D	ARITHMETIC REFERENCES	D-1
E	ROM MAPS	E-1
F	HPFPP-A MNEMONIC LIST	F-1
G	HPFPP-B MNEMONIC LIST	G-1
H	HPFPP INSTALLATION ON THE MODEL 3210 PROCESSOR	H-1
I	HPFPP INSTALLATION ON THE MODEL 3220 PROCESSOR	I-1
J	HPFPP INSTALLATION ON THE MODEL 3230 PROCESSOR	J-1

FIGURES

4-1	Sample State Transition Diagram	4-1
4-2	Load Most Significant Half State Transition Diagram	4-2
4-3	Load State Transition Diagram	4-3
4-4	Read State Transition Diagram	4-5
4-5	Add/Subtract State Transition Diagram	4-6
4-6	Multiply State Transition Diagram	4-8

FIGURES (Continued)

4-7	Divide State Transition Diagram	4-11
5-1	HPFPP Block Diagram	5-1
6-1	HPFPP Start-Up Timing Diagram	6-2
6-2	HPFPP Shut-Down Timing Diagram	6-3
A-1	Exponent Overflow	A-7
A-2	Exponent Underflow	A-8
C-1	Round (X) Plot	C-2
C-2	R* (X) Plot	C-3/C-4
E-1	19-142F67 HPFPP State Control ROM	E-1
E-2	19-188F21 HPFPP Very Great ROM	E-2
E-3	19-188F30 HPFPP CC ROM	E-3/E-4
H-1	3210 Board Installation and Cabling	H-2
I-1	3220 Board Installation and Cabling	I-2
J-1	3230 Board Installation and Cabling	J-2

TABLES

3-1	HPFPP FUNCTION CODES	3-1
4-1	EXAMPLE ALGORITHM	4-2
4-2	READ CONDITION CODE ALGORITHM	4-2
4-3	LOAD MOST SIGNIFICANT HALF ALGORITHM	4-3
4-4	LOAD ALGORITHM	4-4
4-5	READ ALGORITHM	4-5
4-6	ADD/SUBTRACT ALGORITHM	4-6
4-7	MULTIPLY ALGORITHM	4-10
4-8	DIVIDE ALGORITHM	4-13
6-1	HPFPP CLOCK SWITCH SETTINGS	6-4
6-2	FUNCTIONS OF HPFPP STATES	6-5
6-3	HPFPP STATE TRANSITION CHART	6-6
6-4	XALU MODE SELECT TABLE	6-7
6-5	XCNTR INCREMENT/DECREMENT COUNT	6-8
6-6	ITERATION CONSTANTS FOR MULTIPLY AND DIVIDE	6-9
6-7	MULTIPLY ALGORITHM CONTROL	6-10
A-1	FLOATING/FIXED POINT RANGES	A-4
C-1	TOTAL BIAS	C-2
D-1	POWERS OF TWO	D-1
D-2	POWERS OF SIXTEEN	D-2
D-3	HEXADECIMAL TO DECIMAL INTEGER CONVERSION	D-2
D-4	HEXADECIMAL ADDITION AND SUBTRACTION	D-3
D-5	HEXADECIMAL MULTIPLICATION AND DIVISION	D-3
D-6	MATHEMATICAL CONSTANTS	D-4
D-7	INTEGER CONVERSION	D-5
D-8	FRACTION CONVERSION	D-6

DRAWINGS

HPFPP-A Functional Schematic  
HPFPP-A Assembly  
HPFPP-B Functional Schematic  
HPFPP-B Assembly  
C-Bus Interface Functional Schematic  
C-Bus Interface Assembly

35-715R07D08  
35-715R02E03  
35-716R06D08  
35-716R04E03  
35-735R01D08  
35-735R02C03

|  
|

INDEX

Index-1

## PREFACE

This manual provides installation and maintenance information for the High Performance Floating-Point Processor (HPFPP). Chapters 1 and 2 present an introduction to the processor and installation requirements including CPU strapping, board locations, and switch positioning. Chapter 3 discusses programming considerations, and Chapter 4 describes the operation of the HPFPP in terms of state transition diagrams and logical algorithms. Chapters 5 and 6 provide a block diagram analysis and a logic analysis. The manual appendices contain information on floating-point arithmetic, guard digits, rounding, arithmetic references, ROM maps, and mnemonics. The manual also contains relevant board schematics and assembly drawings.

Revision 11 includes revisions 9, 10 and the following:

- drawing and circuit changes to indicate capacitor C7 is terminated on the ground bus
- assembly drawing change to indicate a 14 pin IC is located at 08C
- text changes to indicate that the HPFPP is applicable to all Model 3200 series processors

The following manuals provide additional information for the 3220 Processor System:

3220 Processor Installation and Maintenance Manual,  
Publication Number 29-695

3220 Processor User's Manual, Publication Number 29-693

3220 Microprogramming Reference Manual,  
Publication Number 29-694



## CHAPTER 1 INTRODUCTION

The High Performance Floating-Point Processor (HPFPP) handles the single- and double-precision floating-point operations of the 3210, 3220, or 3230 user instruction repertoire. The HPFPP contains both the single- and double-precision floating-point registers.

The unit is composed of two standard size 381 mm (15") circuit boards, HPFPP-A (35-715) and HPFPP-B (35-716), and uses high speed Schottky TTL logic. The boards plug into the CPU backpanel in two dedicated slots. Communication with the CPU is accomplished over the C bus.

## CHAPTER 2 INSTALLATION

### 2.1 INTRODUCTION

This chapter provides the necessary information to install the High Performance Floating-Point Processor (HPFPP). The HPFPP module consists of two standard 381 mm (15") printed circuit boards, one C bus interface card, and two cables, as follows:

1 each	HPFPP-A	35-715
1 each	HPFPP-B	35-716
1 each	C-Bus Interface	35-735
2 each	Cable	17-234F08

### 2.2 POWER REQUIREMENTS

The HPFPP requires +5 VDC @ 20 amperes (maximum) for operation. Because of this power requirement, additional power may be needed when configuring a processor system with the HPFPP. For additional information, refer to the appropriate Processor Installation and Maintenance Manual.

### 2.3 CPU STRAPPING

Strapping is required on the CPU-A board in order to install the HPFPP. Strapping details are provided in the appropriate appendix covering your particular processor.

### 2.4 SWITCH POSITIONING AND CLOCKS

On installation of the HPFPP, the 8-position DIP switch on the HPFPP-A board, location 16A, should be set to the run mode with nominal clocks (100 ns) regardless of the processor being used. Set switches as follows:

1. OFF
2. ON
3. OFF
4. OFF
5. OFF
6. OFF
7. ON
8. OFF

| Refer to the appropriate Processor Installation and Maintenance  
| Manual for clock adjustment information, if necessary.

| 2.5 TESTING

The following diagnostic is available for testing the HPFPP:

06-231 High Performance Floating-Point Test Program.

CHAPTER 3  
PROGRAMMING CONSIDERATIONS

3.1 FUNCTION CODES

The operation to be performed by the HPFPP is determined by RD bits 09, 10, 11, and 25, as well as SFTENO and DFTENO. If RD bit 25 is set, the source operand is supplied from memory via the C bus. Otherwise the source operand must be resident in a floating-point register. SFTENO and DFTENO indicate whether the operation is single-precision or double-precision. Only one of these lines is active during an HPFPP operation. RD bits 09, 10, and 11 are interpreted as indicated in Table 3-1.

TABLE 3-1 HPFPP FUNCTION CODES

RD091	RD101	RD111	MNEMONIC		OPERATION
			SP	DP	
0	0	0	RCC	LW	Read Condition Code/Load MS Half
0	0	1	RRE	RRD	Read
0	1	0	LE	LD	Load
0	1	1	CER	CDR	Compare
1	0	0	AER	ADR	Add
1	0	1	SER	SDR	Subtract
1	1	0	MER	MDR	Multiply
1	1	1	DER	DDR	Divide

3.2 UNNORMALIZED LOAD

The signal UNNLDO, when active, causes the HPFPP operation to be completed without post-normalization. This feature may be used to accomplish unnormalized load instructions. The results of arithmetic operations which use unnormalized operands is not defined. Performing an unnormalized load on a single-precision register also clears to zeros the unused portion (bits 32:63) of that register.

### 3.3 CONDITION CODES

Valid condition codes are generated after each arithmetic instruction as specified by the appropriate Processor User's Manual. The condition code after a Read instruction is unspecified. The condition code is retrieved by the Read Condition Code (RCC) instruction subsequent to the arithmetic operation.

### 3.4 REGISTER SELECTION

The HPFPP contains 16 floating-point registers. Eight registers store only single-precision data and the other eight store only double-precision data. At user level, each register in each set has an even numbered address in the range X'0' to X'E'.

#### 3.4.1 Destination Register

The floating-point destination register is specified by the YD field of the instruction register. Where two operands are required (add, subtract, multiply, divide, compare), the YD field also designates the A operand source register. This convention is identical to that of the user-level instruction.

The YD field also specifies the floating-point register to be stored on a Read instruction. If a double-precision register is being stored, the least significant bit of the YD field indicates whether the most significant half or the least significant half of the double-precision register is to be stored.

#### 3.4.2 Source Register

The source register for the operation is specified by the YS field of the instruction register. If RD bit 25 is set, the source operand is taken from the C bus and the YS field is ignored.

### 3.5 SINGLE-PRECISION VS. DOUBLE-PRECISION

The HPFPP is capable of performing floating-point arithmetic in both single-precision and double-precision modes. Operations performed in single-precision are fast, and each operand requires one fullword of storage. Operations performed in double-precision are not always as fast, and each operand requires two fullwords of storage, but the greater precision may make the trade-off worthwhile. It is important to note that the penalties involved in double-precision arithmetic are not always as great as they may seem at first. In most cases, double-precision load, add, subtract, or compare may be performed just as fast in double-precision as in single-precision. If one of the operands comes from memory, there is always a little more overhead involved because two fullwords must be moved over a one fullword bus.

Multiply and divide usually take twice as long in double-precision as in single-precision. The speed of a multiply operation is partially dependent on the strings of ones and zeros in the multiplier. Operations which require multiplying variables by simple constants may be faster if the constant is the multiplier.

Storage space may also be saved through the use of mixed-mode instructions. These instructions allow double-precision data to be rounded and stored as single-precision data. They also permit single-precision data to be expanded to double-precision; however, improper use of these instructions may result in inaccurate answers. See the appropriate Processor User's Manual for descriptions of the mixed-mode instructions. |

CHAPTER 4  
HPFPP ALGORITHMS

4.1 INTRODUCTION

This section describes the operation of the HPFPP in terms of state transition diagrams and logical algorithms for each HPFPP operation.

Figure 4-1 shows a sample HPFPP state transition diagram for a hypothetical HPFPP operation. All HPFPP operations begin in state 0, the idle state. In the example, the operation begins in state 0 and progresses to state 1. From state 1, the operation either returns to state 0 or goes on to state 4, depending on whether or not an exponent overflow occurs. If it goes on to state 4, it must then proceed to state 0.

1163




Figure 4-1 Sample State Transition Diagram

The algorithm tables show the HPFPP algorithm sequences by indicating the resulting action based on the key signals involved at each step in the operation. In the example shown in Table 4-1, the actions that may occur in state 0 (ST001) are indicated. If conditions VFLG1 and UFLO are both true, then bits 00:24 of the A Latch (AL) are forced to ones. Also during state 0, state 0 is reset and state 1 (ST011) is set unconditionally when the clock occurs.

TABLE 4-1 EXAMPLE ALGORITHM

STATE	CONDITION	GATING
ST001	VFLG1·UFLO = 1  unconditional	AL(08:31) ← 1  ST001 ← 0 ST011 ← 1

4.2 READ CONDITION CODE

The Read Condition Code (RCC) function retrieves the condition code resulting from the last HPFPP operation, as shown in Table 4-2. The microprogrammer normally uses this instruction to load the condition code to the PSW after an operation affecting the user status. The RCC instruction is the only HPFPP operation that does not activate the HPFPP clock.

TABLE 4-2 READ CONDITION CODE ALGORITHM

STATE	CONDITION	GATING
ST001	RCC1·SFTEN1 = 1	C280 ← CCC0 C290 ← VCC0 C300 ← GCC0 C310 ← LCC0

4.3 LOAD MOST SIGNIFICANT HALF

The Load Most Significant Half (LW) instruction must precede any double-precision floating-point instruction which uses a source operand from memory. The LW instruction loads the most significant half of the MQ register. It also sets a flag in the HPFPP which indicates that the data loaded by the next floating-point instruction should be directed to the least significant half of the MQ.

Figure 4-2 depicts the state transition diagram for the load most significant half operation. Table 4-3 contains the load most significant half algorithm.

1164




Figure 4-2 Load Most Significant Half State Transition Diagram



TABLE 4-3 LOAD MOST SIGNIFICANT HALF ALGORITHM

STATE	CONDITION	GATING
ST001	LMSH1·DFTEN1 = 1	MQ(00:31) ← C(00:31) ST001 ← 0 ST011 ← 1
ST011	unconditional	LLMSH1 ← 1 ST011 ← 0 ST001 ← 1

4.4 LOAD

The Load operation is used to transfer data from one floating-point register to another, or from memory to a floating-point register. The operation conditionally normalizes a number, depending on the state of UNNLD0. When UNNLD0 is active, data is loaded unnormalized into the destination register. This feature is used to implement the Load Multiple user instruction.

Operation of the Load instruction is effected if it is preceded by an LW instruction. These two instructions must be used in conjunction to load a double-precision floating-point register.

Figure 4-3 depicts the state transition diagram for the Load operation. Table 4-4 contains the Load algorithm.

1165




Figure 4-3 Load State Transition Diagram

TABLE 4-4 LOAD ALGORITHM

STATE	CONDITION	GATING
ST001	<p>SFTEN1+DFTEN1 = 1</p> <p>LLMSH1 = 0</p> <p>LLMSH1 = 1</p> <p>unconditional</p>	<p>OPSTOPO &lt;- 0</p> <p>MQ(00:31) &lt;- C(00:31)</p> <p>MQ(32:63) &lt;- 0</p> <p>MQ(32:63) &lt;- C(00:31)</p> <p>ST001 &lt;- 0</p> <p>ST011 &lt;- 1</p>
ST011	<p>RR1 = 0</p> <p>RR1 = 1</p> <p>unconditional</p>	<p>BMX(00:63) &lt;- MQ(00:63)</p> <p>BMX(00:63) &lt;- BSTK(00:63)</p> <p>BMX(64:67) &lt;- 0</p> <p>XL(00:07) &lt;- BMX(00:07)</p> <p>AL(08:63) &lt;- BMX(08:63)</p> <p>ST011 &lt;- 0</p> <p>ST031 &lt;- 1</p>
ST031	<p>NRLZ1 = 0</p> <p>BMX(08:11) = 0</p> <p>BMX(08:11) ≠ 0</p> <p>NRLZ1 = 1</p> <p>NRLZ1·SPO = 1</p> <p>XAL &lt; 0</p> <p>UFL1·PSW191 = 1</p>	<p>AL(08:59) &lt;- AL(12:63)</p> <p>AL(60:63) &lt;- 0</p> <p>XAL &lt;- XAL-1</p> <p>Return to NRLZ1 = 0</p> <p>NRLZ1 &lt;- 1</p> <p>ASTK(00:07) &lt;- XAL(00:07)</p> <p>ASTK(08:31) &lt;- AL(08:31)</p> <p>BSTK(00:07) &lt;- XAL(00:07)</p> <p>BSTK(08:31) &lt;- AL(08:31)</p> <p>ST031 &lt;- 0</p> <p>ST001 &lt;- 1</p> <p>OPTSTOPO &lt;- 1</p> <p>ASTK(32:63) &lt;- AL(32:63)</p> <p>BSTK(32:63) &lt;- AL(32:63)</p> <p>UFL1 &lt;- 1</p> <p>ST031 &lt;- 0</p> <p>ST041 &lt;- 1 (see Sec. 4.10)</p>

#### 4.5 READ

The Read instruction is used to return the contents of the floating-point registers to the CPU via the C bus. The flags have no meaning after a read instruction.

Figure 4-4 shows the state transition diagram for the Read instruction. The read algorithm is in Table 4-5.

1166




Figure 4-4 Read State Transition Diagram

TABLE 4-5 READ ALGORITHM

STATE	CONDITION	GATING
ST001		The gating and control for State 0 is the same for all algorithms. Refer to Table 4-4.
ST011	SP1=1 SP0·YD110=1 SP0·YD111=1 unconditional	C(00:31) <- BSTK(00:31) C(00:31) <- BSTK(00:31) C(00:31) <- BSTK(32:63) ST011 <- 0 ST001 <- 1

#### 4.6 ADD/SUBTRACT

The HPFPP performs an algebraic add/subtract upon the two operands as determined by the function and the signs of the operands. Since the operands and the result are expressed in sign-magnitude convention, the HPFPP algorithm ensures that the larger of the two operands becomes the minuend for the subtract operation so that a two's complement number is never generated. Figure 4-5 depicts the state transition diagram and Table 4-6 contains the algorithm.




Figure 4-5 Add/Subtract State Transition Diagram

TABLE 4-6 ADD/SUBTRACT ALGORITHM

STATE	CONDITION	GATING
ST001		The gating and control for State 0 is the same for all algorithms. Refer to Table 4-4.
ST011	RR1=0 RR1=1 BMX(01:63)>ASTK(01:63) BMX(01:63)<ASTK(01:63) unconditional	BMX(00:63) <- MQ(00:63) BMX(00:63) <- BSTK(00:63) BGT1 <- 1 ST051 <- 1 ST031 <- 1 XMX(00:07) <- ASTK(00:07) AMX(08:63) <- ASTK(08:63) XL(01:07) <- XMX(01:07)Δ BMX(01:07) XCNTR <- XAL(02:07) ST011 <- 0
ST051	unconditional	ASTK(00:63) <- BMX(00:63) ST051 <- 0 ST031 <- 1

TABLE 4-6 ADD/SUBTRACT ALGORITHM (Continued)

STATE	CONDITION	GATING
ST031	VGT1=1	XCRY1 <- 1 AL(08:63) <- ASTK(08:63)
	XCRY1=0	XCNTR <- XCNTR + 1 AL(08:11) <- 0 AL(12:67) <- AL(08:63)
	XCNTR=X'3F'	XCRY1 <- 1
	XCRY1•ACRY0•VGTO=1	AL(08:63) <- ASTK(08:63) + AL(08:63)
	XCRY1=1	ACRY1 <- 1
	ACRY1•SNRLZ0=1	AL(08:63) <- AL(12:67) AL(64:67) <- 0 XL <- XL-1
	XAL<0	UFL1 <- 1 ST031 <- 0
	XAL<0•PSW191=1	ST041 <- (see Sec. 4.10)
	MOFF1=1	AL(12:67) <- AL(08:63) AL(08:11) <- X'1' XAL <- XAL+1
	XAL>X'7F'	VFLG1 <- 1 ST031 <- 0 ST041 <- 1 (see Sec. 4.10)
	SNRLZ1•ACRY1•SP0=1	ASTK(32:63) <- AL(32:63) BSTK(32:63) <- AL(32:63)
	SNRLZ1•ACRY1=1	ASTK(00:07) <- XL(00:07) ASTK(08:31) <- AL(08:31) BSTK(00:07) <- XL(00:07) BSTK(08:31) <- AL(08:31) Round (see Sec. 4.9) ST031 <- 0 ST001 <- 1

State 1 of the algorithm compares the absolute magnitude of the two operands to determine which is the greater. The exponential difference is calculated and stored in the iteration counter (XCNTR). If the B operand is larger, it is written into the A stack during state 5 so that it may be used as the A operand.

If the exponents are different, the mantissa of the smaller number is shifted right until the numbers are properly scaled. If the difference signifies a shift such that the shifted mantissa is zero, the operation is not performed and the greater of the two operands is stored as the answer.

When the number has been equalized (signified by XCRY1=1), the add/subtract is performed. If an add operation results in a mantissa overflow (carry out of the MSB), it is rescaled. If a subtract results in an unnormalized number, it is subsequently normalized. When post scaling has been accomplished, it is stored in the stacks. If the result must be rounded, the operation continues for one more clock and the rounded result is stored in the stacks.

During normalization, the exponent is decremented once for each normalize shift. If this operation causes an exponent underflow and PSW 19 is set, then the HPFPP goes to state 4 (see Section 4.9).

During the correction for a mantissa overflow, +1 is added to the exponent. If this causes an exponent overflow, the HPFPP goes to state 4 (see Section 4.10).

#### 4.7 MULTIPLY

The multiply algorithm uses a technique of skipping over strings of ones or zeros when operating on the multiplier. This allows the multiplication process to be completed in fewer iterations than the number of bits in the multiplier. Figure 4-6 depicts the multiply state transition diagram and Table 4-7 contains the algorithm.

The concept of skipping over zeros in the multiplier is straight forward, since the presence of a zero multiplier bit implies shifting only the partial product as in a conventional algorithm. Therefore, when more than one zero is encountered in the multiplier, the partial product is shifted as many times as there are consecutive zeros. This may be performed in one operation if the capability is provided in the hardware. The HPFPP provides shifts of one, two, three, or four places in one operation.

1168




Figure 4-6 Multiply State Transition Diagram

The concept of skipping over strings of ones is less straight forward but may be understood by considering the following examples. For instance, to multiply some number,  $n$ , by seven, a conventional multiplication scheme would require three steps to calculate seven times  $n$ , as:

$$7n = n + 2n + 4n$$

Another method which requires only two steps for the same problem calculates seven times  $n$ , as:

$$7n = -n + 8n$$

When the HPFPP encounters a string of ones in the multiplier, it subtracts the multiplicand from the partial product. It then shifts the new partial product and the multiplier until the next zero bit is encountered in the multiplier. The multiplicand is then added to the shifted partial product.

For example, when the binary string 0000111 is encountered in the multiplier, the HPFPP performs the operation in two steps:

1. subtract and shift 3 places
2. add and shift 4 places

During state 1, the multiplier is loaded into the MQ. The iteration count is loaded into the XCNTN and the exponents of the operands are added. If an exponent overflow occurs, state 4 is entered; otherwise, control is transferred to state 2.

During each step in state 2, the least significant four bits of the multiplier in the MQ are examined. These bits determine whether the partial product should be passed straight through the MAL, or whether it should have the multiplicand added to it or subtracted from it. The result is then shifted, as determined by these bits, and the new partial product is latched into the AL. The MQ is shifted the same amount and the XCNTN is decremented by the same amount.

The operation is complete when the XCNTN is decremented to zero. However, the operation may require a correction cycle if a string of ones is in process. In this case the multiplicand is added to the partial product unshifted in the last period of state 2.

In state 3 the product is normalized and rounded if required. If exponent underflow occurs or occurred during state 1 and the product is not zero, then control may transfer to state 4 (see Section 4.10); otherwise, the product is stored and the HPFPP returns to state 0.

TABLE 4-7 MULTIPLY ALGORITHM

STATE	CONDITION	GATING
ST001		The gating and control for state 0 is the same for all algorithms. Refer to Table 4-4.
ST011	RR1=0 RR1=1 unconditional  SP1=0 SP1=1 unconditional  JVFLG1=0 JVFLG1=1	BMX(00:63) ← MQ(00:63) BMX(00:63) ← BSTK(00:63) XL(00:07) ← ASTK(00:07) +BMX(00:07) MQ(08:63) ← BMX(08:63) BAD(01:03) ← AAD(01:03)  XCNTR ← X'38'  XCNTR ← X'18'  ST011 ← 0  ST021 ← 1  ST041 ← 1 (see Sec. 4.10)
ST021	SP1=0 SP1=1  XCRY1=0    XCNTR=0  XCRY1=1	XMQ(28:31) ← MQ(60:63) XMQ(28:31) ← MQ(28:31)  n = 1, 2, 3, or 4 MSC(00:01) ← n XCNTR ← XCNTR-n MAL ← f[AL(08:63),BSTK(08:63)] where f = AL+BSTK, or AL-BSTK, or AL only. AL(08:67) ← MAL shifted right n places  XCRY1 ← 1  ST021 ← 0 ST031 ← 1



TABLE 4-7 MULTIPLY ALGORITHM (Continued)

STATE	CONDITION	GATING
ST031	SNRLZ1=0	AL(08:63) <- AL(12:67) AL(64:67) <- 0 XAL <- XAL-1
	SNRLZ1 SPO=1	ASTK(32:63) <- AL(32:63) BSTK(32:63) <- AL(32:63)
	SNRLZ1=1	ASTK(00:07) <- XAL(00:07) ASTK(08:31) <- AL(08:31) BSTK(00:07) <- XAL(00:07) BSTK(08:31) <- AL(08:31) Round (see Sec. 4.9) ST031 <- 0 ST001 <- 1

4.8 DIVIDE

The division algorithm begins by testing for a nonzero divisor and computing the exponent difference in state 1. The state transition diagram is shown in Figure 4-7, and the divide algorithm is given in Table 4-8.

1169




Figure 4-7 Divide State Transition Diagram

The divisor is checked for zero in state 1 by examining the first four bits of the mantissa. If the divisor is not normalized, it is assumed to be zero. The state counter is forced to state 0 and the registers remain unchanged.

The resultant exponent is calculated by subtracting the exponent of the divisor from that of the dividend. If the subtraction results in an overflow, the state is forced to state 4 (see Section 4.10). If an exponent underflow occurs, the division process continues to ensure that the dividend is not zero. If it is zero in state 3, and PSW bit 19 is not set, a zero quotient is forced and the flags are set accordingly. Otherwise, state 4 is entered (see Section 4.10).

During state 1, the divisor is moved from the MQ register to the destination register of the B stack if the operation is not register-to-register. This is necessary as the quotient is formed in the MQ during state 2.

During the first clock period of state 2, the relative magnitude of the divisor and dividend is checked. The algorithm depends on the divisor being scaled larger than the dividend before the division begins. During the second clock period of state 2, the dividend is loaded through the MALU into the AL, shifting one place left ( $\text{dividend} < \text{divisor}$ ) or three places right ( $\text{dividend} \geq \text{divisor}$ ) to scale the mantissa properly. If the mantissa is shifted right, the exponent difference is incremented by one to compensate for the scaling. During the remaining clock periods of state 2, the remainder is shifted left and compared to the divisor. If the divisor is smaller, it is subtracted from the remainder; the difference becomes the new remainder, and a one is shifted into the least significant bit of the MQ. If the divisor is larger, the remainder is shifted again and a zero is shifted into the MQ. The process continues until the proper number of quotient bits is compiled.

When the quotient is completed in the MQ, the state is forced to state 3. The quotient is transferred from the MQ, rounded if necessary, and stored in the stacks.

#### 4.9 ROUNDING

All results in the HPFPP are rounded in state 3. The result is rounded to the nearest number, which may be represented by the floating-point notation. In the case of a result which is exactly midway between two representable numbers, the result is rounded to the odd one (see Appendix C). Rounding up requires one clock period more than rounding down or rounding to the nearest odd number.

TABLE 4-8 DIVIDE ALGORITHM

STATE	CONDITION	GATING
ST001		The gating and control for state 0 is the same for all algorithms. Refer to Table 4-4.
ST011	<p>SNRLZ1 = 0</p> <p>RRO·SP0 = 1</p> <p>RRO = 1</p> <p>unconditional</p> <p>SP1 = 0</p> <p>SP1 = 1</p> <p>unconditional</p> <p>JVFLG1 = 0</p> <p>JVFLG1 = 1</p>	<p>ST011 ← 0</p> <p>ST001 ← 1</p> <p>BSTK(32:63) ← MQ(32:63)</p> <p>BSTK(08-31) ← MQ(08-31)</p> <p>XL(01:07) ← ASTK(01:07) - BSTK(01:07)</p> <p>XCNTR ← X'3A'</p> <p>XCNTR ← X'1A'</p> <p>ST011 ← 0</p> <p>ST021 ← 1</p> <p>ST041 ← 1 (see Sec 4.10)</p>
ST021	<p>FCLK1·DCLK0 = 1</p> <p>ASTK(08:63) ≥ BSTK(08:63)</p> <p>ASTK(08:63) &lt; BSTK(08:63)</p> <p>FCLK1·DCLK1 = 1</p> <p>JVFLG1 = 1</p> <p>FCLK0·DCLK1 = 1</p> <p>FCLK0·DCLK0 = 1</p> <p>AL(08:63) &lt; BSTK(08:63)</p>	<p>DCLK0 ← 0</p> <p>FCLK1 ← 1</p> <p>FCLK1 ← 0</p> <p>AL(11:63) ← ASTK(08:60)</p> <p>AL(08:10) ← 0</p> <p>XL ← XL + 1</p> <p>ST041 ← 1 (see Sec. 4.10)</p> <p>AL(08:63) ← ASTK(09:63)</p> <p>M07 ← ASTK(08)</p> <p>AL(63) ← 0</p> <p>XCNTR ← XCNTR-1</p> <p>MQ(08:63) ← MQ(09:64)</p> <p>AL(08:62) ← AL(09:63)</p> <p>AL(63) ← 0</p> <p>M07 ← AL(08)</p> <p>MQ(64) ← 0 (SP1 = 0)</p>

TABLE 4-8 DIVIDE ALGORITHM (Continued)

STATE	CONDITION	GATING
	<p>AL(08:63) &gt; BSTK(08:63)</p> <p>XCNTR = 0 XCNTR = 0 XCRY1 = 1</p>	<p>MQ(33) &lt;- 0 (SP1 = 1)</p> <p>MAL(08:63) &lt;- AL(08:63) -BSTK(08:63)</p> <p>AL(08:62) &lt;- MAL(09:63)</p> <p>AL(63) &lt;- 0</p> <p>M07 &lt;- MAL(08)</p> <p>MQ(64) &lt;- 1 (SP1 = 0)</p> <p>MQ(33) &lt;- 1 (SP1 = 1)</p> <p>XCRY1 &lt;- 1 XCRY1 &lt;- 1</p> <p>ST021 &lt;- 0 ST031 &lt;- 1</p>
ST031	<p>SPO = 1</p> <p>unconditional</p>	<p>ASTK(32:63) &lt;- MQ(32:63)</p> <p>BSTK(32:63) &lt;- MQ(32:63)</p> <p>ASTK(00:07) &lt;- XAL(00:07)</p> <p>ASTK(08:31) &lt;- MQ(08:31)</p> <p>BSTK(00:07) &lt;- XAL(00:07)</p> <p>BSTK(08:31) &lt;- MQ(08:31)</p> <p>Round (see Sec. 4.9)</p> <p>ST031 &lt;- 0 ST001 &lt;- 1</p>

#### 4.10 FAULT PROCESSING (State 4)

Whenever a floating-point operation results in exponent overflow, control is transferred to state 4. An exponent overflow is always considered to be an arithmetic fault. In state 4, both the source and destination registers are restored to their original contents and the flags are set to indicate the overflow condition.

An exponent underflow may or may not be considered a fault, depending on the state of bit 19 of the PSW. If bit 19 is set, an underflow is considered to be an arithmetic fault and the procedure is the same as for overflow. If bit 19 is not set and an underflow occurs, the result is replaced by a true zero as an approximation to the real result. In either case, the flags are set to indicate the underflow condition.

Once fault processing is completed in state 4, the HPFPP returns immediately to state 0.

# CHAPTER 5 BLOCK DIAGRAM ANALYSIS

## 5.1 INTRODUCTION

Figure 5-1 shows the HPFPP block diagram. The block diagram is intended to show the major paths of data flow. It does not detail any of the control logic.

1170-1




Figure 5-1 HPFPP Block Diagram

## 5.2 A STACK, B STACK

The A Stack (ASTK) and the B Stack (BSTK) are two independent sets of registers which operate as a single two-port register set. During register-to-register operations, the A operand and the B operand may be accessed simultaneously. There are 16 floating-point registers, each 64 bits long. Eight of the registers are used for single-precision data and eight for double-precision data. The least significant 32 bits of each of the single-precision registers contain zeros. At the completion of an operation, the results are written into the destination register of both register sets.

## 5.3 B ADDRESS MULTIPLEXOR

The B Address Multiplexor (BADM) allows the B register stack to be addressed by either the YD field or the YS field of the instruction register. This allows the result of an operation to be written into the destination register of both stacks.

## 5.4 A MULTIPLEXOR

The A Multiplexor (AMX) selects the A operand to be gated to the Mantissa ALU (MALU). The sources which can be gated are the ASTK and the AL register. The AMX can also be disabled to force the A bus to all zeros.

## 5.5 B MULTIPLEXOR A, B MULTIPLEXOR B

B Multiplexor A (BMXA) and B Multiplexor B (BMXB) select the B operand to be gated onto the B bus. The sources which can be gated are the BSTK, the AL register, the MQ register, and the C bus. Only one multiplexor at a time is enabled so it operates as a single 4-to-1 multiplexor. Both multiplexors may be disabled, however, in order to force the B bus to all zeros.

## 5.6 MANTISSA ALU

The Mantissa ALU (MALU) provides the add and subtract functions and the logical gating (A only, B only) required by the HPFPP algorithms. It is a 56-bit ALU using two-stage carry look-ahead.

## 5.7 MAL SHIFTER

The MAL shifter consists of two 2-to-1 multiplexors and a 4-way shifter, all feeding a tri-state bus. Only one component of the MAL shifter is enabled at any one time. Its purpose is to shift the MAL data which is to be latched into the AL register. MAL data (unshifted or shifted) may be passed right one, two, three, or four bits or shifted left one or four bits. Also, AL data may be shifted left one bit.

## 5.8 ARITHMETIC LATCH

The Arithmetic Latch (AL) stores the intermediate results of an operation. Data from the AL may be routed back to the MALU as the A operand via the AMX, or as the B operand via the BMXA. When the AL contains the results of an operation, the data is routed through the BMXA to the ASTK and BSTK.

## 5.9 MULTIPLIER/QUOTIENT REGISTER

The Multiplier/Quotient (MQ) register is a 56-bit scratch register. Any data that comes from the C bus gets latched into the MQ first. The MQ holds the multiplier during multiply operations and accumulates the quotient during divide operations.

## 5.10 MQ SHIFTER

The MQ shifter consists of a 2-to-1 multiplexor and a 4-way shifter. It allows the MQ register to be loaded from the B bus; or MQ data may be shifted left one bit or shifted right one, two, three, or four bits.

## 5.11 EXPONENT ALU AND REGISTERS

The Exponent ALU (XALU) performs any necessary exponent arithmetic. The Exponent Latch (XL) register is the exponential counterpart to the AL. The exponent multiplexors are also counterparts to the mantissa multiplexors. The A operand of the XALU is provided via the XAMX and may come from the ASTK or the XL. The B operand is provided by the XBMXA and the XBMXB and may come from the BSTK, the XL, or the exponent scratch register (XMQ). The XMQ contains the data latched from the C bus on a memory reference operation.

## CHAPTER 6 LOGIC ANALYSIS

### 6.1 INTRODUCTION

Many of the functions of the HPFPP are split between the two boards. Therefore, the detailed analysis is presented by function rather than by analysis of individual circuits on each board.

In the following analysis, reference is made to various circuits by their location in the schematic. For example, a reference to A-6N7 refers to coordinate N7 on Sheet 6 of the HPFPP-A schematics. Most signals are referred to by their mnemonic; however, not all signals have an assigned mnemonic. These signals are referenced by the output pin number of the gate that generates the signal. For example, 05W09 refers to pin 09 of the package located at coordinate 05W on the circuit board.

### 6.2 INTERFACE (HPFPP-A, Sheet 2)

The interface section of the HPFPP controls the start-up and shut-down sequences of the processor. The HPFPP has its own internal clock system which is separate from that of the CPU. While the HPFPP is active, it stops the system clocks in the CPU and starts its own clocks. When the floating-point operation is completed, the HPFPP clocks are stopped and the CPU clocks are released. This start-up and shut-down sequence is the same for all of the HPFPP functions except Read Condition Code (RCC). The RCC function does not stop CPU clocks and inhibits the start of the HPFPP clocks.

#### 6.2.1 HPFPP Start-Up Sequence

The HPFPP is activated whenever a floating-point microinstruction is decoded (see Figure 6-1). The floating-point microinstruction is decoded on the falling edge of the CPU system clock, CLK1. This causes either SFTENO or DFTENO to become active, depending on whether the operation is single- or double-precision. When either one of these signals becomes active, the HPFPP is selected and SEL1 goes high. This, in turn, causes OPSTOPO to go low and inhibit the CPU clocks (except CLK1 and SCLK1).






Figure 6-1 HPFPP Start-Up Timing Diagram

When CLK1 again becomes high, SSC0 (Start System Clocks) goes low. SSC0 asynchronously resets state 0 (ST001) and sets state 1 (ST011). State 1 going high immediately sets the flip-flop at 05W, which turns off SSC0. State 0 going low enables the delay line oscillator which generates the HPFPP clocks. Also, if the operation is a memory reference operation, then state 0 going low clocks the data (which by that time has propagated in from the C bus) into the MQ register.

The first HPFPP clock unconditionally resets state 1 and sets one of the other states, depending on the operation being performed. If the operation is complete and the next state set is state 0, then the HPFPP goes into the shut-down procedure.

### 6.2.2 HPFPP Shut-Down Sequence

The shut-down sequence is initiated when the HPFPP returns to state 0. The purpose of the sequence is to release OPSTOPO when CLK1 is low so that the CPU clocks are not restarted with a short cycle. (See Figure 6-2.)

1172




Figure 6-2 HPFPP Shut-Down Timing Diagram

The setting of state 0 stops the oscillator and inhibits any further HPFPP clocks. It also causes the flip-flop at 08T to reset on the next falling edge of SCLK1. When 08T05 goes low, OPSTOPO is released; this, in turn, releases RSTOPO. The next falling edge of CLK1 resets the flip-flop at 05W and also decodes the next CPU microinstruction. If this is another floating-point operation (other than RCC), the start-up sequence begins again. However, OPSTOPO does not become active until the flip-flop at 08T is reset on the falling edge of SCLK1. If the next instruction is not floating-point, or if it is an RCC, then SEL1 goes inactive and OPSTOPO becomes active when the flip-flop at 08T is reset on the falling edge of SCLK1.

### 6.3 CLOCK (HPFPP-A, Sheet 4)

The HPFPP clock is generated by a gated delay line oscillator. The oscillator is active whenever the HPFPP is in a state other than state 0. The clock is user-programmable through a set of switches at location 16A on HPFPP-A (A-4E5). Switches three, four, five, and six are not used. The settings for the other switches are shown in Table 6-1. The HPFPP is designed to run at a nominal clock speed of 100 ns. The fast clock speed (95 ns) is used for testing purposes and does not necessarily enable floating-point instructions to execute faster. There is also provision for executing HPFPP clocks in single-step mode, or for bypassing internal clocks completely and running the HPFPP with an externally generated clock.

TABLE 6-1 HPFPP CLOCK SWITCH SETTINGS

CLOCK	SWITCH NUMBER			
	1	2	7	8
Fast clock	ON	OFF	ON	OFF
Nominal clock	OFF	ON	ON	OFF
Single step	OFF	ON	OFF	OFF
External clock	X	X	X	ON

A trimming capacitor (A-4M3) is used to fine tune the period of the clocks. This adjustment is made at the factory and should not be changed during normal operation.

The HPFPP operates in two modes: normal mode and slow mode. The clock period is 100 ns in normal mode and 125 ns in slow mode. A slow-mode clock cycle is initiated when SLWCLK0 (A-6N3, A-4B8) becomes active. The purpose of the slow clock is to provide for stack settling time during the clock period following a period in which the register stacks were accessed. If the divisor is in the MQ register, the registers may be written into during state 5 in the add/subtract algorithms, and state 1 in the divide algorithm. The registers are also accessed when the BSTK address is changed to select the multiplicand when entering state 2 in the multiply algorithm if the multiplier came from the BSTK in state 1 (register-to-register). The slow clock is also used to compensate for the particularly slow data paths associated with normalization.

#### 6.4 STATE REGISTERS (HPFPP-A, Sheet 3)

The state of the HPFPP is controlled by six flip-flops, each uniquely associated with an HPFPP state. During state 0 (the idle state) the clock is inhibited. An operation begins when state 0 is reset and the clock is activated. The clock logically toggles the state registers, as determined by the HPFPP algorithms, until state 0 again becomes active, disabling the clock. No more than one state ever becomes active at any time.

Each state performs a specific function or set of functions depending on the operation being performed. Table 6-2 shows each HPFPP state and lists the functions that may be performed in that state. Table 6-3 indicates all the possible state transitions and lists the conditions necessary for each transition to occur.

TABLE 6-2 FUNCTIONS OF HPFPP STATES

STATE	FUNCTION
0	Idle, ready to accept next operation
1	Perform Load Most Significant Half Perform Compare Gate contents of BSTK to C-Bus for Read Compare exponents for Add/Subtract Add exponents for Multiply Subtract exponents for Divide
2	Perform Multiply or Divide
3	Equalize operands for Add/Subtract Perform Add/Subtract Normalize result from Load, Add/Subtract, or Multiply Write result to register
4	Restore registers if exponent overflow Restore registers if exponent underflow fault
5	Store B operand in ASTK destination for Add/Subtract when $B > A$

TABLE 6-3 HPFPP STATE TRANSITION CHART

TRANSITION	CONDITIONS
ST001 -> ST011	Unconditional (asynchronous)
ST011 -> ST001	Divide by zero Load Most Significant Half Compare
ST011 -> ST021	Multiply or Divide and divisor normalized, and no exponent overflow or underflow
ST011 -> ST031	Load Add or Subtract and B<A
ST011 -> ST041	Exponent overflow or underflow on Multiply or Divide
ST011 -> ST051	Add or Subtract and B>A
ST021 -> ST031	Multiply or Divide and XCNTR=0
ST021 -> ST041	Exponent overflow on divide when rescaling mantissa
ST031 -> ST001	Result written to register
ST031 -> ST041	Exponent overflow while correcting mantissa overflow after add Exponent overflow during normalization
ST041 -> ST001	Contents of stacks restored on arithmetic fault
ST051 -> ST031	Unconditional

### 6.5 FUNCTION SELECT AND DECODING (A-5C3, B-2H6)

The operation to be performed by the HPFPP is determined by RD bits 09, 10, and 11 of the current microinstruction. These bits are decoded by a 3-line to 8-line decoder to select the function, as indicated in Table 3-1.

## 6.6 EXPONENT LOGIC (HPFPP-A, Sheets 9, 10, 11, 12)

The exponent logic is composed of the exponent multiplexor 10D (A-11H6) and 15D (A-12H6); the exponent ALUs 11C (A-11L6) and 14C (A-12L6); the exponent latches 12C (A-11M3) and 13C (A-12M3); some control logic (A-9D3); and the underflow/overflow detection logic (Sheet 10).

The exponent multiplexors gate either ASTK01:07 or XL01:07 to the A input of the exponent ALU (XALU). The ASTK bits are gated through the exponent multiplexor for the purpose of exponent loading or arithmetic. The XL is gated through the multiplexor for the purpose of recirculating, incrementing, or decrementing exponents. The ASTK is selected by the multiplexor during state 1 or during an add/subtract until normalization begins. During a load operation, the exponent multiplexor is disabled in state 1 so that no exponent arithmetic takes place.

Control of the XALU is performed by the signals XMDS1 (A-9G3) and PLUS1 (A-9G4) according to Table 6-4. The exponent is incremented or decremented by XCN1 (A-9G2).

TABLE 6-4 XALU MODE SELECT TABLE

XALU SELECT	STATE	A	S	M	D	C	L
A+B=HLLH A-B=LHHL A,A-1=LLLL A,A+1=HHHH	0	X	X	X	X	X	X
	1	A-B	A-B	A+B	A-B	A-B	A+B
	2	X	X	A	A,A+1	X	X
	3	A,A+1	A,A-1	A,A-1	A	X	A,A-1
	4	A	A	A	A	X	A
	5	A	A	X	X	X	X

During the exponent arithmetic for multiply or divide, the excess 64 operation is performed by an XOR gate on the most significant bit of the XALU by complementing the result of the operation. Signal MDNRLZ1 is inactive for all other operations which gate the XALU bit to the XL unchanged.

Exponent underflow is detected by the AOI gate at 14E (A-10G3) and the condition is latched in the flip-flop at 09E (A-10J3). Exponent overflow is detected by the AOI gate at 13E (A-10G5) and the condition is latched in the flip-flop at 09E (A-10J5).

A special case of overflow is detected by the gate at 16E (A-10D6). Multiplication of two numbers may seem to result in exponent overflow, but post-normalization of the mantissa brings the exponent back into the acceptable range. For example, 7F100000 multiplied by 41100000 appears at first to overflow; but once the product mantissa is normalized, it is obvious that this is not true. The flip-flop at 12B (A-10F8) latches the special case and inhibits overflow detection until after the mantissa multiplication and post-normalization have been completed.

### 6.7 XCNTR CIRCUIT (HPFPP-B, Sheet 5)

The XCNTR provides the iteration counts for the HPFPP. In add/subtract, the XCNTR is loaded with the exponent difference in state 1 and incremented or decremented in state 3 as the operands are equalized. In multiply or divide, the XCNTR is loaded in state 1 with a constant and decremented in state 2.

The XCNTR circuit consists of four main elements: control logic, an adder, a multiplexor, and a register.

The control logic determines whether the current count is to be incremented or decremented and by how much. The current state of the counter is passed through the adder along with BGT1, XCTA020, and XCTA010. The result, changed by the amount indicated in Table 6-5, goes through the multiplexor and is loaded into the XCNTR register.

TABLE 6-5 XCNTR INCREMENT/DECREMENT COUNT

COUNT	BGT1	XCTA020	XCTA010	OPERATION
-1	0	0	0	Add/subtract (+ diff.) Multiply, Divide
-2	0	0	1	Multiply
-3	0	1	0	Multiply
-4	0	1	1	Multiply
+1	1	1	0	Add/Subtract (- diff.)

The multiplexor allows the register to be loaded in state 1 with either the exponent difference (add/subtract) or a predetermined iteration count (multiply or divide). The iteration count (see Table 6-6) is dependent on whether the operation being performed is single- or double-precision.

TABLE 6-6 ITERATION CONSTANTS FOR MULTIPLY AND DIVIDE

OPERATION	ITERATION COUNT	
	SP	DP
Multiply	X'18'	X'38'
Divide	X'1A'	X'3A'

The XCRY flip-flop monitors the output from the XCNTN multiplexor and sets when the register count goes to zero. This, in turn, disables the clock to the counter. The XCRY flip-flop is forced set in add/subtract on the signal VGT1 (exponent difference very great) so that the equalization need not be carried out if the exponent difference is greater than 7 in single-precision or 14 in double-precision. When VGT1 is active, the larger operand is gated to the AL unchanged and the add/subtract operation is ignored.

#### 6.8 MULTIPLY CONTROLLER (HPFPP-B, Sheet 4)

The multiply control circuit controls the multiplication algorithm during state 2 of the operation. It looks at the least significant four bits of the MQ register and MSUM1 to determine the shift count (shift right one, two, three, or four bits) and the MALU function (add, subtract, or A only).

The least significant four bits of the MQ may be bits 28 to 31 or bits 60 to 63, depending on whether the operation is single- or double-precision. The selection is made by the multiplexor at 16B (B-4G5). The bits are latched into the register at 16A (B-4J5). The output from the register, XMQ28:31, and MSUM1 are decoded to form the multiply shift code, MSC0:1. MSUM1 indicates whether the last active function performed in the algorithm was an add or a subtract. Signals XMQ30 and XMQ31 are passed to the HPFPP-A to control the MALU functions. The decoding of the XMQ bits and MSUM1, and the actions taken are detailed in Table 6-7.



TABLE 6-7 MULTIPLY ALGORITHM CONTROL

XMQ28:31	MSUM1	OPERATION	SHIFT
0000	0	NOP	4
	1	ADD	4
0001	0	ADD	4
	1	NOP	1
0010	0	NOP	1
	1	ADD	1
0011	0	SUBT	2
	1	NOP	2
0100	0	NOP	2
	1	ADD	2
0101	0	ADD	2
	1	NOP	1
0110	0	NOP	1
	1	ADD	1
0111	0	SUBT	3
	1	NOP	3
1000	0	NOP	3
	1	ADD	3
1001	0	ADD	3
	1	NOP	1
1010	0	NOP	1
	1	ADD	1
1011	0	SUBT	2
	1	NOP	2
1100	0	NOP	2
	1	ADD	2
1101	0	ADD	2
	1	NOP	1
1110	0	NOP	1
	1	ADD	1
1111	0	SUBT	4
	1	NOP	4

## 6.9 MALU CONTROL (HPFPP-A, Sheet 7)

Data movement within the HPFPP is centered around the mantissa ALU. This element provides much of the gating and all of the arithmetic operations required by the algorithms. The four functions performed by the MALU and the signals that control them are:

- AONLY: The A bus is gated through the MALU unchanged.
- BONLY: The B bus is gated through the MALU unchanged.
- APLSB: The sum of the A bus and the B bus is produced.
- AMINB: The difference between the A bus and the B bus is produced.

These four signals are then decoded into the function select lines (MS00:03) and the mode select (MMODE1).

## 6.10 MAL SHIFTER AND A LATCH

The purpose of the A Latch is to retain intermediate results of HPFPP operations. It is loaded through the MAL shifter which consists of the ALMA and ALMB multiplexors and the 4-way shifter. The AL is loaded from the MAL shifter with each clock except during state 1 of multiply.

**ALMA:** The ALMA multiplexor is used exclusively for divide and can shift either the AL or the MAL one bit to the left. If the divide algorithm requires the difference of the operands shifted, the MAL is selected. If the partial remainder is to be shifted, the AL is selected.

**ALMB:** The ALMB multiplexor provides shifts of zero and left four bits. The zero shift is used for loads, add/subtract, etc., where the MAL must be kept unscaled. The shift left four is used to normalize the mantissa for a load or after a subtract or multiply.

**4-Way Shifter:** This shifter can shift the MAL to the right by one, two, three, or four bits. These shifts are required by the multiply algorithm. In addition, the shift right four is used for equalizing mantissas in add/subtract, and in rescaling the AL after mantissa overflow in add.

## 6.11 MQ AND MQ SHIFTER

The Multiplier/Quotient (MQ) register is named for the function it serves in the algorithms. During multiply operations, the multiplier is contained in the MQ register and examined, four bits at a time, by the multiply controller (see Section 6.7). In the divide algorithm, the quotient is formed in the MQ by shifting the current quotient bit into MQ33 (single-precision) or MQ64 (double-precision). The MQ also provides intermediate storage for memory reference operations by latching the contents of the C bus on the transition to state 1.

The MQ 4-way shifter is used to shift the MQ in the multiply algorithm to the right by one, two, three, or four bits. The MQ multiplexor can load the MQ from the B bus, or provide the shift left one required during a divide.

## 6.12 AMX CIRCUIT

The AMX controls the A input to the MALU. It can gate either the AL or the ASTK to the MALU or can be disabled to force the A bus to zeros. The AMX is disabled by ACRY1, which becomes active during state 3 after all operations, except storing and rounding, have been completed. Disabling the AMX on ACRY1 allows the MAL to be in APLSB mode so that AMX310 or AMX630 can be forced active to achieve rounding.

The AMX is switched by AMXS1 (A-8F6). The ASTK is gated onto the A bus, except during multiply or during divide after the dividend has been gated to the AL. In these cases, the AL is gated onto the A bus to be iteratively added to or subtracted from the B bus.

## 6.13 BMXA, BMXB CIRCUITS

The BMXA and the BMXB gate data onto the B bus. The B bus supplies data to the MQ register, the ASTK, the BSTK, and the B input to the XALU and the MALU.

Selection of either BMXA or BMXB is controlled by the BMXN flip-flop (A-8E3, B-401). This flip-flop is initialized in state 0 to select either BMXB, if the B operand is to be from the B bus (memory reference operation), or BMXA, if the B operand is in a floating-point (register-to-register operation). BMXA is enabled at all other times except during the first clock of state 3 during a divide operation (to retrieve the quotient from the MQ) and the first clock after state 1 during a memory reference add/subtract operation. If an operation results in true zero, then both sides of the flip-flop are forced high. This disables both multiplexors, and the B bus is forced to all zeros, which are then written into the ASTK and BSTK as the result of the operation. This also occurs if the operation results in an underflow and the PSW indicates that the underflow is not to be treated as an arithmetic fault.

## 6.14 ASTK, BSTK CIRCUITS

The ASTK and BSTK are treated as a two-part register array, allowing simultaneous access of operands from different registers. They are always updated with identical data upon completion of each operation to ensure integrity.

The ASTK is addressed by the AAD01:03 lines which are decoded from the YD field of the instruction register. The BSTK is addressed by the BAD01:03 lines which may be decoded from either the YD field or the YS field of the instruction register. The stacks are broken into two sets of eight registers by using the single/double-precision bit (SP1) to form AAD00 and BAD00.

Selection of the BSTK address is performed by the B address multiplexor (BADM, B-2C7) and controlled by BADMS1 (B-3F9). The B address becomes the same as the A address under the following conditions: when the result of an operation is being written into the destination register; during a read operation; during a memory reference operation; during state 2 of a multiply operation; or during state 3 of an add/subtract operation in which the B operand is greater than the A operand.

The write pulses for the two register sets are generated by gating the HPFPP system clock (A-9F7). If the rounded-up result is required, the write pulses are delayed for one clock while rounding is performed.

## 6.15 CONDITION CODE AND SIGN LOGIC (HPFPP-A, Sheet 9)

In state 1, the register at 10K (A-9K6) latches the sign of the two operands, the relative magnitude of the two (BGT1), and the signal, AEQBCO, which indicates whether the two operands are equal. The output from this latch is used by the sign ROM at 09S (A-9M6) to generate the resultant sign for any HPFPP operation. The ROM also provides the condition code to the condition code multiplexor (10T, A-9M3) for compare operations. The condition code for operations other than compare is obtained from the operation status upon completion of the operation, and latched in the register at 11D (A-9K3). If the last operation was not a compare, this register provides the condition code to the condition code multiplexor.

## 6.16 GUARD DIGITS AND ROUNDING LOGIC (HPFPP-B, Sheet 14)

The HPFPP employs guard digits to prevent loss of accuracy due to normalization. The HPFPP uses two guard digits and a sticky bit to maintain the greatest accuracy attainable within the limits of its precision (see Appendix B).

In single-precision, the first and second guard digits are actually the first two digits of the double-precision portion of the HPFPP. Bit 32 of the resultant mantissa is used to round, and bits 08 to 31 are retained. In double-precision, the guard digits extend both the MALU and the AL. Bit 64 of the resultant mantissa is used in rounding and bits 08 to 63 are retained.

The first double-precision guard digit is implemented the same as any other digit in the mantissa. Only the most significant bit of the second guard digit is implemented. This bit is used only to perform rounding when post-normalization positions it as the first guard digit. When it is necessary to normalize beyond one digit, the second and subsequent guard digits are zero (see Appendix B).

The sticky bit monitors data that is shifted out of the AL to the right. This can occur during equalization in add/subtract, or during multiply. If any data other than zero is shifted out, then the sticky bit sets and remains so. It indicates that somewhere out to the right there exists data which was lost and can no longer be accessed. If the operation is a subtract, the lost data is subtracted from zero and a borrow is generated.

The result of an HPFPP operation is always rounded up at the end of an operation. The rounded result is retained, however, only if the rounding bit (bit 32 in single-precision and bit 64 in double-precision) is set and JAMO is not active. JAMO becomes active if the rounding bit is set, the remaining bits of the guard digits are zeros, and the sticky bit is not set. In this case, the least significant bit of the result is forced to a one to implement the R\*-rounding technique (see Appendix C).

APPENDIX A  
FLOATING-POINT ARITHMETIC

INTRODUCTION

Floating-point is a means of representing a quantity in any numbering system. For example, the decimal number 123 (base = 10), can be represented in the following forms:

$$\begin{array}{rcl} 123.0 & \times & 10^0 \\ 1.23 & \times & 10^2 \\ 0.123 & \times & 10^3 \\ 0.0123 & \times & 10^4 \end{array}$$

In this example, the decimal point moved; this is called a floating-point. In actual floating-point representation, the significant digits are always fractional and are collectively referred to as fractions. The power to which the base number is raised is called the exponent. For example, in the number  $.45678 \times 10^2$ , 45678 is the fraction and 2 is the exponent. Both the fraction and the exponent can be signed. In a floating-point representation such as:

(sign of fraction) (exponent) (fraction)

the following representation applies:

<u>Number</u>	<u>Floating-point</u>			
+32.94	= +.3294 x 10 <sup>2</sup>	+	+2	3294
-23760000.0	= -.2376 x 10 <sup>8</sup>	-	+8	2376
+0.000059	= +.59 x 10 <sup>-4</sup>	+	-4	59
-0.0000000092073	= -.92073 x 10 <sup>-8</sup>	-	-8	92073

Large or small numbers can be easily expressed in floating-point, making it ideally suitable for scientific computation. Note the compactness of floating-point notation in the previous examples.


Floating-point representation in the processor is similar to the previous representation. The differences are:

1. A hexadecimal, instead of decimal, numbering system is used.
2. The physical size of the number is limited, therefore the magnitude and precision are limited.


## APPENDIX A (Continued)

### DATA FORMATS

Floating-point numbers occur in one of two formats: single-precision and double-precision. The single-precision format requires a fullword (32 bits). When such a value is contained in memory, it must exist on a fullword address boundary. The sign (S), exponent (X), and fraction (consisting of the digits F1, F2, F3, F4, F5, and F6) fields are designated as follows:




The double-precision format requires a doubleword (64 bits). When two general registers hold a double-precision value, an even/odd pair of general registers must be used. The even-numbered register contains the most significant 32 bits, and the next sequential odd register contains the least significant 32 bits. The sign (S), exponent (X), and fraction (consisting of digits F1 through F14) fields are designated as follows:



### FLOATING-POINT NUMBER

In the processor, a floating-point number is represented in the following form:



**Sign**            The most significant bit of a floating-point number is the sign bit. The sign bit is zero for positive numbers and one for negative numbers. The floating-point value of zero always has a positive sign.

APPENDIX A (Continued)

Exponent The 7-bit field, bits 1:7, is designated as the exponent field. The exponent is expressed in excess-64 notation. The number in this field contains the true value of the exponent plus X'40' (decimal 64). This helps to represent very small magnitudes between 0 and 1. Some of the exponent values are as follows:

Exponent in excess-64 notation	True exponent in hexadecimal	True exponent in decimal	Multiply fraction by
00	-40	-64	$16^{-40}$
3F	-1	-1	$16^{-1}$
40	0	0	$16^0$
41	1	1	$16^1$
7F	3F	63	$16^{3F}$

The exponent field for true zero is always 00.

Fraction The fraction field is 6 hexadecimal digits for single-precision floating-point numbers (thus limiting the precision), and 14 hexadecimal digits for double-precision floating-point numbers. As in any other fraction, the floating-point fraction is expressed with most precision when the most significant hexadecimal digit (not necessarily the most significant bit) is nonzero. The floating-point number with such a fraction is called a normalized floating-point number. In Perkin-Elmer processors, normalized numbers are always used to obtain the maximum possible precision.



APPENDIX A (Continued)

Examples: The following examples illustrate the sign, exponent, and fraction concept of a floating-point number:

Numbers in Hexadecimal integer-fraction notation      Sign-exponent-fraction shown for clarity      Single-precision floating-point numbers

S	E	F
---	---	---

+1.3A25678	0 41 13A25678	4113A256
-6.89F2C	1 41 689F2C	C1689F2C
+1A.C39D21	0 42 1AC39021	421AC39D
-3C1DF.82A3	1 45 3C1DF82A3	C53C1DF8
+ABCDEF12.9AC	0 48 ABCDEF129AC	48ABCDEF
+0.0032A9CF2	0 3E 32A9CF2	3E32A9CF
-0.000002C7B5	1 3B 2C7B5	BB2C7B50

Floating-Point Number Range

The range of magnitude (M) of a normalized floating-point number is as follows:

Single precision:  $16^{-65} \leq M \leq (1 - 16^{-6}) * 16^{64}$   
 Double precision:  $16^{-65} \leq M \leq (1 - 16^{-14}) * 16^{64}$   
 Approximately for both:  $5.4 * 10^{-79} \leq M \leq 7.2 * 10^{75}$

Table A-1 shows the floating-point range in relation to the fixed-point range, along with the decimal values.

TABLE A-1 FLOATING/FIXED-POINT RANGES


1173

FLOATING-POINT NUMBERS	FIXED-POINT INTEGER	DECIMAL NUMBERS
(most negative) FFFF FFFF		$-7.2 * 10^{75}$
C880 0000	8000 0000 (most negative)	-2 147 483 648
C111 0000	FFFF FFFF (least negative)	-1
(least negative) 8010 0000		$-5.4 * 10^{-79}$
(true zero) 0000 0000	0000 0000	0
(least positive) 0010 0000		$+5.4 * 10^{-79}$
4110 0000	0000 0001 (least positive)	+1
487F FFFF	7FFF FFFF (most positive)	+2 147 483 647
(most positive) 7FFF FFFF		$+7.2 * 10^{75}$

## APPENDIX A (Continued)

### Normalization

Normalization is a process of making nonzero the most significant digit (F1) of the fraction of a floating-point number. In the normalization process, the floating-point fraction is shifted left hexadecimally (i.e., four bits at a time), and its exponent is decremented by one for each hexadecimal shift until the most significant digit (not necessarily the most significant bit) of the fraction is nonzero.



Except for the load instructions, all floating-point operations assume and require normalized operands for consistent results. The load instructions normalize an unnormalized operand.

#### Example:

	Operands	After normalization
1.	42012345	41123450
2.	21000ABC	1EABC000
3.	C900FE12	C7FE1200
4.	6C000000	00000000 (true zero)


In Example 4, the fraction of the operand is zero. During the normalization process, such a fraction is detected, and the floating-point number is set to true zero.

Normalized results are always produced in floating-point operations, assuming the operands are normalized. Results of operations between unnormalized numbers are undefined.

APPENDIX A (Continued)

Equalization

Equalization is a process of equalizing exponents of two floating-point numbers. The fraction of the floating-point number with the smaller exponent is shifted right hexadecimally (i.e., four bits at a time), and its exponent is incremented by one for each hexadecimal shift until the two exponents are equal.



During floating-point addition and subtraction, the two floating-point operands are equalized.

Example:

	Floating-point operands	After equalization
1.	43123456 3F789ABC	43123456 43000078
2.	C7FE1234 4956789A	C900FE12 4956789A

In this example, normalized floating-point numbers are shown because addition and subtraction require normalization. If the exponents differ by more than 6 for single-precision or more than 14 for double-precision, the representable significance of the lower exponent floating-point number is lost in the process of equalization. Digits shifted out are shifted through the guard digits and may still have an effect on the result, sum, or difference.

## APPENDIX A (Continued)

### True Zero

A floating-point number is true zero when the exponent and the fraction fields are all zeros; therefore, all data bits must be zero. A zero value always has a positive sign. In general, zero values participate as normal operands in all floating-point operations.

A true zero may be used as an operand. It may also result from an arithmetic operation that caused an exponent underflow, in which case the entire number may be forced to true zero. If an arithmetic operation produces a result whose fraction digits are all zeros (sometimes referred to as loss of significance), the entire number is forced to true zero.

Examples:

<u>Numbers</u>	<u>Operation</u>	<u>Result</u>	<u>Reason</u>
03000CAB	normalize	0000 0000	exponent underflow
41ABCDEF 41ABCDEF	subtract	0000 0000	loss of significance

### Exponent Overflow

In floating-point operations, exponent overflow occurs when a resulting exponent is greater than +63. If overflow occurs, the result register is unchanged. The condition code is set to reflect the overflow situation and the resulting sign. Figure A-1 illustrates exponent overflow using a line representation of numbers.




Figure A-1 Exponent Overflow

## APPENDIX A (Continued)

If overflow occurs, the V flag in the condition code is set, and an arithmetic fault interrupt is taken. Exponent overflow interrupts cannot be disabled.

### Exponent Underflow

The normalization process, during a floating-point operation, may produce an exponent underflow. This underflow occurs when a result exponent is less than  $-64$ . Figure A-2 illustrates exponent underflow using a line representation of numbers.




Figure A-2 Exponent Underflow

If underflow occurs, an arithmetic fault interrupt is taken, if enabled by the current PSW. Both operands remain unchanged. If underflow is disabled by the current PSW, the result is forced to zero (the closest possible answer), the V flag in the condition code is set, and the next sequential instruction is executed.

### Guard Digits and R\*-Rounding

When an intermediate floating-point result has been formed, it consists of a sign, an exponent, and a fraction field. The fraction field is extended by a number of guard digits containing the least significant fraction digits of the intermediate result. Before the result is copied to a destination, it is rounded to compensate for the loss in the final result of the guard digits.

## APPENDIX A (Continued)

The rules for the R\*-rounding scheme are:

- If the most significant guard digit is hexadecimal 7 or less, no rounding is performed. (See Example 1.)
- If the most significant guard digit is hexadecimal 8, and all other guard digits are 0, the least significant bit of the final result is forced to 1. (See Example 2.)
- If the most significant guard digit is hexadecimal 8, and another guard digit is nonzero, or if the most significant guard digit is hexadecimal 9 or greater, 1 is added to the fraction field of the final result. (See Example 3.) If this addition produces a carry-out of the fraction field (i.e., fraction field was all 1s), the result exponent is incremented by 1, the most significant fraction digit (F1) is set to hexadecimal 1, and all other fraction digits are set to 0. (See Example 4.) Note that exponent overflow could occur as the result of rounding.

### Examples of R\*-Rounding

Intermediate Result	Final Single-Precision Result
1. 42ABCD12 32680000	42ABCD12
2. C1183756 80000000	C1183757
3. 3E265739 80100000	3E26573A
4. 41FFFFFF F0000000	42100000

### Conversion from Decimal

To convert a decimal number into the excess-64 notation used internally by the processor, the following steps must be taken:

1. Separate the decimal integer from the decimal fraction:

$$182.375_{10} = (182 + .375)_{10}$$

2. Convert each part to hexadecimal by referring to the integer conversion table and the fraction conversion table in Appendix D.

$$182_{10} = B6_{16} \quad .375_{10} = .6_{16}$$

3. Combine the hexadecimal integer and fraction:

$$B6.6_{16} = (B6.6 \times 16^0)_{16}$$

APPENDIX A (Continued)

4. Shift the radix point:

$$(B6.6X16^0)_{16} = (.B66X16^2)_{16}$$

5. Add 64 (X'40') to the exponent:

$$40_{16} + 2_{16} = 42_{16}$$

6. Convert the exponent field and fractions to binary allowing 1 bit for the sign, 7 bits for exponent field, and 24 or 56 bits for the fraction.

$$42B66 = 0100 \ 0010 \ 1011 \ 0110 \ 0110 \ 0000 \ 0000 \ 0000$$

APPENDIX B  
GUARD DIGITS

To clarify the role of guard digits in floating-point machine arithmetic, several factors must be considered. The notation used in the following discussion is as follows:

- f: number of digits in the fraction portion of a floating-point number
- g: number of guard digits
- q: number of equalization or alignment shifts

In normalized floating-point multiplication, the unnormalized product can have, at most, one leading zero. This requires a post normalization left shift of one digit. For this reason, multiplication requires a  $2f+1$  digit result register to produce an exact result. If rounding is used to obtain an  $f$  digit product,  $f+2$  digits must be developed, one for post normalization and one for rounding.

Normalized floating-point addition is trickier than multiplication. If all the terms to be summed are positive, all post normalization shifts are to the right, so only one guard digit is of value in rounding. If the terms in the sums are of mixed signs (+ and -), then more guard digits may be of use. One guard digit may be of use for post normalization, as in multiplication. For instance, if forming  $A-B$ , assume that  $B \leq A$ . The subtrahend  $B$  is aligned by a right shift of  $q \geq 0$  digits. If  $q=0$ , no alignment shift has occurred, therefore guard digits would be of no help. If  $q \geq 1$ , the subtrahend shift could be helped by guard digits. In this case, due to borrows, the result can have a maximum of one leading zero digit; thus one guard digit can be used to hold the digit which may be returned when normalizing the result. Another guard digit would be useful for rounding the result.

A third use for guard digits is in mixed sign summations. Notice that a minuend of the form  $10...0$  could have a very small number subtracted from it. This would lead to a very long sequence of borrows; thus, the following hexadecimal subtraction with  $f=6$  and  $g=5$  makes good use of all five guard digits:

f	g	
1 0 0 0 0 0	0 0 0 0 0	A
1	0 0 0 0 1	B
0 F F F F E	F F F F F	C



## APPENDIX B (Continued)

Any number of guard digits (within the range necessary for representable numbers) could be used; however, the number of guard digits can be limited by a careful analysis of the borrow process.

In the case of binary subtraction, any sequence of borrows propagates from right to left across a sequence of zeros in the minuend until a one appears in the minuend. At this point, the borrow sequence stops. The difference bits generated in this process are a one at the right end and then a sequence of one and zeros, which are the complements of the corresponding bits in the subtrahend.

Since the  $g$  low-order digits of the minuend are always zero, the number of guard digits ( $g$ ) can be limited to three by using a special trick in the third digit. The low-order third guard digit is defined as a sticky bit with the property that if a one is ever shifted into it during an alignment, it is set to one; otherwise, it remains a zero. In renormalizing, a maximum of one digit can be shifted to the left so the second digit takes part in rounding. The third is not used, except in the case of  $R^*$ -rounding, where it can be used to test if all shifted-through digits have been zero. Any borrow sequences are generated by the sticky bit to its left, the same as they would be if more guard digits were present.

APPENDIX C  
R\*-ROUNDING

When performing floating-point operations, it is often necessary to dispose of extra low-order digits. This allows fast and inexpensive implementation in hardware, with results of numerically high quality. The following discussion relates to a floating-point number which consists of a fractional mantissa of  $f$  digits with  $g$  extra digits to be disposed. The result is  $f$  digits which are used in succeeding calculations to represent the original  $f+g$  digits.

In conventional rounding, an amount is added to the  $f+g$  digits equal to  $1/2$  in the last of the  $f$  digits and the original  $f$  digits are then retained. For example,  $7.FF + .8 = 8.7F$ , so 8 is retained while  $7.7F + .8 = 7.FF$ , so 7 is retained. The maximum error is incurred with a case such as  $7.8 + .8 = 8$ , and is equal to  $1/2$  in the last retained digit in  $f$ .

As shown in Figure C-1, round ( $x$ ) is nearly symmetric with respect to the ideal line. However, the dots above the ideal line indicate that rounding up always takes place at the points exactly halfway between the  $x$  and  $y$  values. Thus, over a long sequence of operations, a slight positive bias is expected because all of these dots are above the ideal line. Table C-1 shows the digits of  $f$  and  $g=2$  bits. By summing the absolute error in all possible cases, the total bias is obtained. For any  $g$ , there is a pairing of positive and negative biases, with the  $10...0$  case in the center; thus, a total bias of  $1/2$  in the last retained digit of  $f$  is obtained.

APPENDIX C (Continued)

1176




Figure C-1 Round (X) Plot

TABLE C-1 TOTAL BIAS

NUMBER REPRESENTED			ROUNDED RESULT		$\frac{f}{2} \times$ ERROR
$-f$	$-(f+1)$	$-(f+2)$	$-f$		
2	2	2	2		
X	0	0	X		0
X	0	1	X		$-1/4$
X	1	0	X		$1 - 1/2 = 1/2$
X	1	1	X		$1 - 3/4 = 1/4$
Total Bias =					$1/2$

APPENDIX C (Continued)

R\*-rounding operates the same as rounding, except when the  $g$  digits have the form  $10\dots0$ . As indicated in Figure C-2, alternate representable floating-point numbers are forced to lie on intervals which are closed at both ends. Therefore the "exactly one-half" values are treated in a symmetric way. Half the dots are above the ideal and half are below.




Figure C-2  $R^*(X)$  Plot

In hexadecimal, the  $80\dots0$  case is detected and a 1 is ORed into the last retained digit of  $f$ . Figure C-1 shows that the bias is removed by this procedure. If the low-order bit of  $f$  is a 1,  $1/2$  is truncated, so this case is biased by  $-1/2$ . If the low-order bit of  $f$  is a 0, 1 is added and  $1/2$  is dropped, so this case is biased by  $+1/2$ . The sum of these two cases is zero, giving the  $R^*$  scheme a total bias of zero.

APPENDIX D  
ARITHMETIC REFERENCES

TABLE D-1 POWERS OF TWO

1024

$(2^n)_{10}$	$(2^n)_{16}$	n	$2^{-n}$																		
1	1	0	1.0																		
2	2	1	0.5																		
4	4	2	0.25																		
8	8	3	0.125																		
16	10	4	0.0625	5																	
32	20	5	0.03125	25																	
64	40	6	0.015625	625																	
128	80	7	0.0078125	8125	5																
256	100	8	0.00390625	90625	25																
512	200	9	0.001953125	953125	125																
1 024	400	10	0.0009765625	9765625	5625	5															
2 048	800	11	0.00048828125	48828125	28125	25															
4 096	1 000	12	0.000244140625	244140625	140625	625															
8 192	2 000	13	0.0001220703125	1220703125	0703125	5															
16 384	4 000	14	0.00006103515625	06103515625	15625																
32 768	8 000	15	0.000030517578125	030517578125	125																
65 536	10 000	16	0.0000152587890625	0152587890625	5																
131 072	20 000	17	0.00000762939453125	00762939453125	25																
262 144	40 000	18	0.000003814697265625	003814697265625																	
524 288	80 000	19	0.0000019073486328125	0019073486328125	5																
1 048 576	100 000	20	0.00000095367431640625	00095367431640625	25																
2 097 152	200 000	21	0.000000476837158203125	000476837158203125																	
4 194 304	400 000	22	0.0000002384185791015625	0002384185791015625	5																
8 388 608	800 000	23	0.00000011920928955078125	00011920928955078125	25																
16 777 216	1 000 000	24	0.000000059604644775390625	000059604644775390625																	
33 554 432	2 000 000	25	0.0000000298023223876953125	0000298023223876953125	5																
67 108 864	4 000 000	26	0.00000001490116119384765625	00001490116119384765625	25																
134 217 728	8 000 000	27	0.000000007450580596923828125	000007450580596923828125	125																
268 435 456	10 000 000	28	0.0000000037252902984619140625	0000037252902984619140625	5																
536 870 912	20 000 000	29	0.00000000186264514923095703125	00000186264514923095703125	25																
1 073 741 824	40 000 000	30	0.000000000931322574615478515625	000000931322574615478515625	625																
2 147 483 648	80 000 000	31	0.0000000004656612873077392578125	0000004656612873077392578125	5																
4 294 967 296	100 000 000	32	0.00000000023283064365386962890625	00000023283064365386962890625	25																
8 589 934 592	200 000 000	33	0.000000000116415321826934814453125	000000116415321826934814453125	125																
17 179 869 184	400 000 000	34	0.0000000000582076609134674072265625	0000000582076609134674072265625	5																
34 359 738 368	800 000 000	35	0.00000000002910383045673370361328125	00000002910383045673370361328125	25																
68 719 476 736	1 000 000 000	36	0.000000000014551915228366851806640625	000000014551915228366851806640625	625																
137 438 953 472	2 000 000 000	37	0.0000000000072759576141834259033203125	0000000072759576141834259033203125	5																
274 877 906 944	4 000 000 000	38	0.00000000000363797880709171295166015625	00000000363797880709171295166015625	25																
549 755 813 888	8 000 000 000	39	0.000000000001818989403545856475830078125	000000001818989403545856475830078125	125																
1 099 511 627 776	10 000 000 000	40	0.0000000000009094947017729282379150390625	0000000009094947017729282379150390625	5																

APPENDIX D (Continued)

TABLE D-2 POWERS OF SIXTEEN

1022

$16^n$							n
						1	0
						16	1
						256	2
				4	096		3
				65	536		4
			1	048	576		5
			16	777	216		6
			268	435	456		7
		4	294	967	296		8
		68	719	476	736		9
	1	099	511	627	776		10
	17	592	186	044	416		11
	281	474	976	710	656		12
	4	503	599	627	370	496	13
	72	057	594	037	927	936	14
1	152	921	504	606	846	976	15

Decimal Values

TABLE D-3 HEXADECIMAL TO DECIMAL INTEGER CONVERSION

1023

BYTE				BYTE			
HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC
0	0	0	0	0	0	0	0
1	4,096	1	256	1	16	1	1
2	8,192	2	512	2	32	2	2
3	12,288	3	768	3	48	3	3
4	16,384	4	1,024	4	64	4	4
5	20,480	5	1,280	5	80	5	5
6	24,576	6	1,536	6	96	6	6
7	28,672	7	1,792	7	112	7	7
8	32,768	8	2,048	8	128	8	8
9	36,864	9	2,304	9	144	9	9
A	40,960	A	2,560	A	160	A	10
B	45,056	B	2,816	B	176	B	11
C	49,152	C	3,072	C	192	C	12
D	53,248	D	3,328	D	208	D	13
E	57,344	E	3,584	E	224	E	14
F	61,440	F	3,840	F	240	F	15

APPENDIX D (Continued)

TABLE D-4 HEXADECIMAL ADDITION AND SUBTRACTION

1020

Examples:  $5+A = F$ ;  $18-D = B$ ;  $A+B = 15$

	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	1
2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	2
3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	3
4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	4
5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	5
6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	6
7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	7
8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	8
9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	9
A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	A
B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	B
C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	C
D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	D
E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	E
F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	F
	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	

TABLE D-5 HEXADECIMAL MULTIPLICATION AND DIVISION

1021

Examples:  $5 \times 6 = 1E$ ;  $75 \div D = 9$ ;  $58 \div 8 = B$ ;  $9 \times C = 6C$

	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
1	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	1
2	2	4	6	8	A	C	E	10	12	14	16	18	1A	1C	1E	2
3	3	6	9	C	F	12	15	18	1B	1E	21	24	27	2A	2D	3
4	4	8	C	10	14	18	1C	20	24	28	2C	30	34	38	3C	4
5	5	A	F	14	19	1E	23	28	2D	32	37	3C	41	46	4B	5
6	6	C	12	18	1E	24	2A	30	36	3C	42	48	4E	54	5A	6
7	7	E	15	1C	23	2A	31	38	3F	46	4D	54	5B	62	69	7
8	8	10	18	20	28	30	38	40	48	50	58	60	68	70	78	8
9	9	12	1B	24	2D	36	3F	48	51	5A	63	6C	75	7E	87	9
A	A	14	1E	28	32	3C	46	50	5A	64	6E	78	82	8C	96	A
B	B	16	21	2C	37	42	4D	58	63	6E	79	84	8F	9A	A5	B
C	C	18	24	30	3C	48	54	60	6C	78	84	90	9C	A8	B4	C
D	D	1A	27	34	41	4E	5B	68	75	82	8F	9C	A9	B6	C3	D
E	E	1C	2A	38	46	54	62	70	7E	8C	9A	A8	B6	C4	D2	E
F	F	1E	2D	3C	4B	5A	69	78	87	96	A5	B4	C3	D2	E1	F
	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	

APPENDIX D (Continued)

TABLE D-6 MATHEMATICAL CONSTANTS

1019

CONSTANT	DECIMAL VALUE				HEXADECIMAL VALUE	FLOATING POINT VALUE			
						DOUBLE PRECISION			
						SINGLE PRECISION			
						4132	43F6	A888	5A31
$\pi$	3.14159	26535	89793	23846	3.243F 6A88 85A3 08D3	4132	43F6	A888	5A31
$\pi-1$	0.31830	98861	83790	67154	0.517C C1B7 2722 0A95	4051	7CC1	B727	220B
$\sqrt{\pi}$	1.77245	38509	05516	02730	1.C5BF 891B 4EF6 AA7A	411C	5BF8	91B4	EF6B
$\text{Ln } \pi$	1.14472	98858	49400	17414	1.250D 048E 7A1B D0BD	4112	B67A	E858	4CAA
$\sqrt{3}$	1.73205	08075	68877	29353	1.8B67 AE85 84CA A73B	411B	67AE	8584	CAA7
$e$	2.71828	18284	59045	23536	2.B7E1 5162 8AED 2A6B	412B	7E15	1628	AED3
$e^{-1}$	0.36787	94411	71442	32160	0.5E2D 58D8 B3BC DF1B	405E	2D58	D8B3	BCDF
$\sqrt{e}$	1.64872	12707	00128	14683	1.A612 98E1 E069 BC97	411A	6129	8E1E	069C
$\log_{10} e$	0.43429	44819	03251	82765	0.6F2D EC54 9B94 38CB	406F	2DEC	5A9B	9439
$\log_2 e$	1.44269	50408	88963	40736	1.7154 7652 B82F E177	4117	1547	652B	82FE
$\gamma$	0.57721	56649	01532	86061	0.93C4 67E3 7DB0 C7A5	4093	C467	E37D	B0C8
$\text{Ln } \gamma$	-0.54953	93129	81644	82234	-0.8CAE 9BC1 1F5A 5FF4	C08C	AE9B	C11F	5A60
$\sqrt{2}$	1.41421	35623	73095	04880	1.6A09 E667 F3BC C909	4116	A09E	667F	3BCD
$\text{Ln} 2$	0.69314	71805	59945	30942	0.8172 17F7 D1CF 79AC	40B1	7217	F7D1	CF7A
$\log_{10} 2$	0.30102	99956	63981	19521	0.4D10 4D42 7DE7 FBCC	404D	104D	427D	E7FC
$\sqrt{10}$	3.16227	76601	68379	33199	3.298B 075B 4B6A 5240	4132	98B0	75B4	B6A5
$\text{Ln} 10$	2.30258	50929	94045	68402	2.4D76 3776 AAA2 B05C	4124	D763	776A	AA2B



APPENDIX D (Continued)

TABLE D-7 INTEGER CONVERSION

1017

Hexadecimal and Decimal Integer Conversion Table

HALFWORD								HALFWORD							
BYTE				BYTE				BYTE				BYTE			
BITS: 0123		4567		0123		4567		0123		4567		0123		4567	
Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	268,435,456	1	16,777,216	1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1
2	536,870,912	2	33,554,432	2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2
3	805,306,368	3	50,331,648	3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3
4	1,073,741,824	4	67,108,864	4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4
5	1,342,177,280	5	83,886,080	5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6	1,610,612,736	6	100,663,296	6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7	1,879,048,192	7	117,440,512	7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8	2,147,483,648	8	134,217,728	8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9	2,415,919,104	9	150,994,944	9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
A	2,684,354,560	A	167,772,160	A	10,485,760	A	655,360	A	40,960	A	2,560	A	160	A	10
B	2,952,790,016	B	184,549,376	B	11,534,336	B	720,896	B	45,056	B	2,816	B	176	B	11
C	3,221,225,472	C	201,326,592	C	12,582,912	C	786,432	C	49,152	C	3,072	C	192	C	12
D	3,489,660,928	D	218,103,808	D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13
E	3,758,096,384	E	234,881,024	E	14,680,064	E	917,504	E	57,344	E	3,584	E	224	E	14
F	4,026,531,840	F	251,658,240	F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15
8		7		6		5		4		3		2		1	

1025

TO CONVERT HEXADECIMAL TO DECIMAL

1. Locate the column of decimal numbers corresponding to the left-most digit or letter of the hexadecimal; select from this column and record the number that corresponds to the position of the hexadecimal digit or letter.
2. Repeat step 1 for the next (second from the left) position.
3. Repeat step 1 for the units (third from the left) position.
4. Add the numbers selected from the table to form the decimal number.

EXAMPLE	
Conversion of Hexadecimal Value	D34
1. D	3328
2. 3	48
3. 4	4
4. Decimal	3380

To convert integer numbers greater than the capacity of table, use the techniques below:

HEXADECIMAL TO DECIMAL

Successive cumulative multiplication from left to right, adding units position.

Example:  $D34_{16} = 3380_{10}$

$$\begin{array}{r}
 D = 13 \\
 \underline{\times 16} \\
 208 \\
 3 = +3 \\
 \underline{211} \\
 \underline{\times 16} \\
 3376 \\
 4 = +4 \\
 \underline{3380}
 \end{array}$$

1026

TO CONVERT DECIMAL TO HEXADECIMAL

1. (a) Select from the table the highest decimal number that is equal to or less than the number to be converted.  
(b) Record the hexadecimal of the column containing the selected number.  
(c) Subtract the selected decimal from the number to be converted.
2. Using the remainder from step 1(c) repeat all of step 1 to develop the second position of the hexadecimal (and a remainder).
3. Using the remainder from step 2 repeat all of step 1 to develop the units position of the hexadecimal.
4. Combine terms to form the hexadecimal number.

EXAMPLE	
Conversion of Decimal Value	3380
1. D	<u>-3328</u>
	52
2. 3	<u>-48</u>
	4
3. 4	<u>-4</u>
4. Hexadecimal	D34

DECIMAL TO HEXADECIMAL

Divide and collect the remainder in reverse order.

Example:  $3380_{10} = X_{16}$

$$\begin{array}{r}
 16 \overline{) 3380} \\
 \underline{208} \\
 16 \overline{) 211} \\
 \underline{128} \\
 16 \overline{) 83} \\
 \underline{64} \\
 19
 \end{array}$$

↑ remainder

$3380_{10} = D34_{16}$



APPENDIX E  
ROM MAPS

1178

		MS				LS				Y4 Y3 Y2 Y1				
		H	G	F	E	D	C	B	A					
	SNRLZ1													
	ST051													
	ST021													
	ST011													
	XCRY0													
	F001													
	F011													
	F021													

LS	MS																
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0	F	B	D	0	D	0	0	0	F	B	D	0	D	0	0	0	RCC/LMSN
1	F	B	D	0	D	0	0	0	F	B	D	0	D	0	0	0	READ
2	F	D	D	0	D	0	0	0	F	D	D	0	D	0	0	0	LOAD
3	F	B	D	0	D	0	0	0	F	B	D	0	D	0	0	0	COMPARE
4	F	7	D	0	D	0	0	0	F	7	D	0	D	0	0	0	ADD
5	F	7	D	0	F	0	0	0	F	7	D	0	D	0	0	0	SUBT.
6	F	F	D	0	D	0	0	0	F	F	D	0	D	0	0	0	MULT.
7	F	B	D	0	D	0	0	0	F	F	D	0	D	0	0	0	DIV
8	F	B	F	0	D	0	0	0	F	B	F	0	D	0	0	0	REC/LMSH
9	F	B	F	0	D	0	0	0	F	B	F	0	D	0	0	0	READ
A	F	D	F	0	F	0	0	0	F	D	F	0	D	0	0	0	LOAD
B	F	B	F	0	D	0	0	0	F	B	F	0	D	0	0	0	COMPARE
C	F	7	F	0	D	0	0	0	F	7	F	0	D	0	0	0	ADD
D	F	7	F	0	F	0	0	0	F	7	F	0	D	0	0	0	SUBT.
E	F	F	F	0	F	0	0	0	F	F	F	0	D	0	0	0	MULT.
F	F	E	F	0	D	0	0	0	F	F	F	0	D	0	0	0	DIV.

NOT USED

Figure E-1 19-142F67 HPFPP State Control ROM

APPENDIX E (Continued)

1179

MS				LS				Y4	Y3	Y2	Y1
H	G	F	E	D	C	B	A				
BGT1	XL011	XL021	XL031	XL041	XL051	XL061	XL071			NOT USED	NOT USED

LS	MS															
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	C	1	1	1	0	D	1	1	D	1	1	1	0	1	1	1
1	C	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1
2	C	1	1	1	1	1	1	1	0	1	1	1	1	1	1	8
3	C	1	1	1	1	1	1	1	0	1	1	1	1	1	1	8
4	C	1	1	1	1	1	1	1	0	1	1	1	1	1	1	8
5	C	1	1	1	1	1	1	1	0	1	1	1	1	1	1	8
6	C	1	1	1	1	1	1	1	0	1	1	1	1	1	1	8
7	C	1	1	1	1	1	1	1	0	1	1	1	1	1	1	8
8	9	1	1	1	1	1	1	1	0	1	1	1	1	1	1	8
9	9	1	1	1	1	1	1	0	0	1	1	1	1	1	1	C
A	9	1	1	1	1	1	1	0	0	1	1	1	1	1	1	C
B	9	1	1	1	1	1	1	0	0	1	1	1	1	1	1	C
C	9	1	1	1	1	1	1	0	0	1	1	1	1	1	1	C
D	9	1	1	1	1	1	1	0	0	1	1	1	1	1	1	C
E	9	1	1	1	1	1	1	0	1	1	1	1	1	1	1	C
F	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	C

Figure E-2 19-188F21 HPFPP Very Great ROM

APPENDIX E (Continued)

1180

		MS				LS							
		H	G	F	E	D	C	B	A	Y4	Y3	Y2	Y1
NOT USED (0)	F021												
	F011												
	F001												
	AEQBD0												
	SGBT1												
	ASTK001												
	BMX000												
										NOT USED			
										NOT USED			

LS	MS	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
		0	1	0	1	1	1	1	0	1	1	0	0	0	0	0	0
1	0	0	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0
2	3	1	1	1	1	1	1	3	1	0	0	0	0	0	0	0	0
3	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
4	1	0	1	1	1	1	0	1	1	0	0	0	0	0	0	0	0
5	0	1	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0
6	1	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
7	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
8	0	0	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0
9	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
A	3	1	1	0	1	1	1	3	0	0	0	0	0	0	0	0	0
B	3	1	1	1	1	1	1	3	1	0	0	0	0	0	0	0	0
C	3	0	1	1	1	1	1	3	1	0	0	0	0	0	0	0	0
D	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
E	3	0	1	0	1	1	1	3	0	0	0	0	0	0	0	0	0
F	0	1	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0

RCC/LW	
ADD	
LOAD	
MULT.	
READ	
SUBT.	
COMPARE	
DIV.	

Figure E-3 19-188F30 HPFPP CC ROM

APPENDIX F  
HPFPP-A MNEMONIC LIST

The following list provides a brief description of each mnemonic found on the HPFPP-A. The source of each signal, on Schematic Drawing 35-715D08, is also provided.

MNEMONIC	DESCRIPTION	SCHEMATIC LOCATION
AAD00:30	A stack address lines. These address lines address a particular register in the A register stack. Bit 00 determines whether single- or double-precision registers are being addressed.	12K1,12K2
AAD01:31	A stack address lines. These address lines originate on HPFPP-B. They are buffered to form the HPFPP-A A stack address lines.	12J1,12J2
AB080	This is bit 08 of the A bus which comes from the A multiplexor and feeds the A side of the mantissa ALU. It is also used to set the carry bit in divide (M071).	13G8
ACLK0/1/1A	These are the main system clocks used throughout the HPFPP to clock control elements. ACLK1 and ACLK1A are decoded from EACLK0. ACLK0 is decoded from ACLK1.	4N6,4N7
ACRY0/1	After XCRY. This is XCRY0/XCRY1 delayed by one clock.	8F8
AEQB1	This signal indicates that the mantissa of the A operand is equal to the mantissa of the B operand on HPFPP-A (bits 08:31).	13J3

APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
AEQB1C	This signal indicates that the mantissa of the A operand is equal to the mantissa of the B operand on HPFPP-B (bits 32:67).	6H6
AEQBCC	This signal indicates that the A operand is equal to the B operand (bits 00:67).	6N5
AL08:32	These bits are the output of the A latch. They are the latched data which has come from the mantissa ALU and passed through the A latch shifter. These bits are fed back to the A multiplexor and B multiplexor so that they may be gated onto the A bus or B bus. They are also fed back to the A latch shifter so that the entire A latch may be shifted left one bit without passing through the ALU (required by the divide algorithm). AL320 originates on HPFPP-B.	Sheets 13:18
ALCKO	A latch clock. The A latch clock is used to clock the A latch. It is decoded from ACLK1.	4N6
ALMAS1	A latch multiplexor A select line. When this signal is low, data from the mantissa ALU can be shifted left one bit. When this signal is high, data from the A latch can be shifted left one bit.	8N9
ALMBS1	A latch multiplexor B select line. When this signal is low, data from the mantissa ALU can pass to the A latch without being shifted. When this signal is high, data from the mantissa ALU can be shifted to the left four bits.	8N2
ALSRNO	A latch shift right enable. This signal enables the 4-bit 4-way shifter which allows data from the mantissa ALU to be shifted right 1, 2, 3, or 4 bits and then passed to the A latch.	8N3

APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
AMINBO	This signal indicates that the mantissa ALU is to find the arithmetic difference between the A operand and the B operand.	7H8
AMNO	A multiplexor enable. This signal enables the A multiplexor, allowing either the contents of the addressed A stack register or the output of the A latch to be gated onto the A bus.	8N1
AMQCLKO	MQ register clock. This signal clocks the MQ register on HPFPP-A.	8N7
AMXS0/1	A multiplexor select line. When AMXS1 is low, the A multiplexor can gate the contents of the A latch onto the A bus. When AMXS1 is high, the A multiplexor can gate the output of the A stack onto the A bus.	8F6
AONLY1	This signal indicates that the contents of the A bus are to be passed directly through the mantissa ALU.	7H2
APLSBO	This signal indicates that the sum of the A bus and the B bus is to be produced by the mantissa ALU.	7H6
AS0/1	These signals are decoded from RD bits 09, 10, and 11. They indicate that the current HPFPP operation is either an add or a subtract.	5K5,5K3
ASF1	Add or subtract function. This signal indicates that the add or subtract function should be performed by the mantissa ALU during this clock period.	8N5
ASTK001	Bit 00 from the A register stack. This bit is used in determining the sign of the result, the condition code, and whether an add or subtract operation requires the sum or the difference of the operands.	11J7



APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
ASTKWN1	A stack write pulse enable. This signal enables the write pulse which strobes data into the A register stacks.	9G8
ASUM0/1	These signals define the current add or subtract operation as being the sum of the operands.	6G6
AWNO	A stack write enable. This signal strobes the data which resides on the B bus into the currently addressed register in the A register stack.	9G8
BAD000:030	B stack address lines. These lines address a particular register in the B register stack. Bit 00 determines whether single- or double-precision registers are being addressed.	12N1,12N2
BAD001:031	B stack address lines. These address lines originate on HPFPP-B. They are buffered to form the HPFPP-A B stack address lines.	12M1,12M2
BGTO	B operand is greater than A operand. This signal can become active only during state 1 of an add or subtract operation.	6G5
BMAN0	B multiplexor A enable. This signal enables B multiplexor A which gates either the contents of the A latch or the output of the currently addressed register in the B register stack onto the B bus.	8F3
BMAS1	B multiplexor A select line. When low, this signal can gate the contents of the A latch through to the B bus. When high, the output of the B register stack can be gated to the B bus.	8F6
BMBNO	B multiplexor B enable. This signal enables B multiplexor B which gates either the contents of the MQ register or the data from the C bus onto the B bus.	8F3

APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
BMBS1	B multiplexor B select line. When low, this signal can gate data from the C bus through to the B bus. When high, the contents of the MQ register can be gated onto the B bus.	8F1
BMX00:31 BMX321 BMX641	B bus. This B bus is internal to the HPFPP. It has no connection to the B bus in the CPU. The B bus is the main data path in the HPFPP. Data can be placed on the B bus from the C bus, MQ register, A latch register, or B register stack. The B bus feeds both the exponent and mantissa ALUs as well as the A and B register stacks. Bit 00 is the sign bit. Bits 01:07 are the exponent. Bits 08:64 are the mantissa or fraction part of the floating-point number. Only bits 00:31 reside on HPFPP-A. Bits 08:11 are used to determine if a floating-point number is normalized. Bits 32 and 64 originate on HPFPP-B and are used to determine whether the result should be rounded.	Sheets 3, 11, 12, 14:18
BONLYO	This signal indicates that the contents of the B bus are to be passed directly through the mantissa ALU.	7G4
BSCLROX	Buffered system clears. These signals force the HPFPP into the idle state (state 0) and initialize it so that it is ready to accept a floating-point operation from the CPU. These signals are activated by system clear from the system console. System clear does not affect the contents of the register stacks.	19H6, 19M7
BST001:311	B stack output. Data from the B register stack can be gated onto the B bus through B multiplexor A. The B stack also supplies data to the C bus drivers.	Sheets 11, 13:18
BSTKWN1	B stack write pulse enable. This signal enables the write pulse which strobes data into the B register stacks.	9G7

APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
BWNO	B stack write enable. This signal strobes the data on the B bus into the currently addressed register in the B register stack.	9G7
CO/1	Compare. This signal is decoded from RD bits 09, 10, and 11 from the CPU. It indicates that the HPFPP is to perform a compare operation.	5K3
C000:310	C bus. The C bus is a bidirectional data bus which connects the HPFPP to the processor. All data which comes into the HPFPP from the C bus gets latched into the MQ register. All data which goes from the HPFPP to the CPU is gated onto the C bus from the B register stack.	Sheet 19
CGXX1	Carry generate lines. These signals are used in the carry-lookahead circuitry of the mantissa ALU.	Sheets 13:19
CLK1	This is the system clock from the CPU. Its purpose in the HPFPP is to maintain synchronization with the processor.	2B4
CPXX1	Carry propagate lines. These signals are used in the carry-lookahead circuitry of the mantissa ALU.	Sheets 13:19
CRYXX1	Carry inputs to the ALUs. These carry input signals are generated by the carry-lookahead circuitry of the mantissa ALU.	19M5, 19M4
DO/D1	Divide operation. These signals are decoded from RD bits 09, 10, and 11. They indicate that the current HPFPP operation is a divide.	5K4
DIST21	This signal indicates that the HPFPP is in state 2 during a divide operation.	5K8

APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
DIST30	This signal indicates that the HPFPP is in state 3 during a divide operation.	10B1
DIST40	This signal indicates that the HPFPP is in state 4 during a divide operation.	7H9
DAL070	Decoded AL bit 07. This signal simulates bit 07 of the A latch in multiply operations.	7N4
DBB0	Disable B bus. This signal disables both B multiplexor A and B multiplexor B. This causes the B bus to be pulled up so that it looks like all zeros.	8F3
DCLK0/1	Delayed clock. This signal becomes set one clock after fast clock (FCLK0/FCLK1), and gets reset on the next clock. It is used by the divide algorithm to set up the first division step.	6N1,6N5
DCLROX	Device clears. The device clears are decoded from state 0 or from systems clear. They reset the HPFPP so that it is ready to accept the next floating-point operation.	2L4
DFTENO	Double-precision floating-point enable. This signal comes from the CPU to enable the HPFPP to begin a double-precision operation on the next CPU clock edge.	2B1
DNRLZ1	Divide and normalized. This signal indicates that the divisor is non-zero during state 1 of a divide operation.	5K6
DST010	Divide and state 1. This signal allows the divisor to be written into the B stack during state 1 of an RX divide operation.	9G6

APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
DST41	Delayed state 4. This signal is state 4 delayed by one clock period. This delay allows time to restore registers after a fault during a divide operation.	8F6
EACLK0	Early clock. This clock is decoded from WCLK1.	4N5
EQU0	Equalize. This signal indicates that one of the operands needs to be equalized or is being equalized. This signal originates on HPFPP-B.	8H3
ERNDO	End rounding. This signal terminates an HPFPP operation if the result required rounding.	3D3
EXCLK0	External clock. This is a test point to which an external clock may be connected. The test point is on pin 206 of header 3. When using an external clock, it is necessary to disable internal clocks by placing switch number 8 in the ON position.	4J5
F001:021	Function select bits. These bits are buffered RD bits 09, 10, and 11. When decoded, they indicate what specific function the HPFPP is to perform.	2L7
FCLK0/1	Fast clock. By remaining active in state 2 of a divide operation, this signal indicates that the divisor is larger than the dividend.	6N2, 6N3
FIN1	Finished. This signal indicates that the HPFPP operation is finished and that the normalized result is ready to be rounded and stored into the register stacks.	3F1

APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
GDCLKO	Gated delayed clock. This signal becomes active only when the delayed clock is active in state 2 of a divide operation (first clock in state 2).	8A6
JACRYO	Jam the after carry flop. This signal activates the ACRY0/ACRY1 flip-flop.	8F8
JAMO	Jam. This signal can become active only during the final rounding sequence. It disables the normal rounding procedure, and instead forces the least significant bit of the result to a logical "1".	3A2
JBMXO	When active, this signal causes B multiplexor B to become enabled and B multiplexor A to become disabled on the next clock.	8F5
JBMXAS1	When active, this signal causes B multiplexor A to select the B register stack as its input after the next clock.	8A6
JMQ280:310	Inputs to the MQ register. These lines feed bits 28, 29, 30, and 31 of the MQ register. They are also used by the multiplication algorithm to control the single-precision multiply operation.	18N3
JUFLO	Jam underflow flip-flop. This signal becomes active when an underflow condition is detected. The underflow flip-flop becomes active after the next clock.	10H2
JVFLG0/1	Jam overflow flip-flop. This signal becomes active when an overflow condition is detected. The overflow flip-flop becomes active after the next clock.	3K5, 10K5

APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
JVGT0/1	Jam very great flip-flop. This signal becomes active when the difference between the A operand and the B operand exponents is greater than the equalization capability of the HPFPP in an add or subtract operation.	6G2
JXCRY0	Jam XCNTR carry flip-flop. This signal becomes active when the XCNTR reaches a count of zero.	8A9
L0/1	Load function. This signal is decoded from RD bits 09, 10, and 11. It indicates that the current HPFPP operation is a floating-point load.	5K2
LDXCY1	Load function or XCNTR carry out. This signal enables detection of a zero result or an underflow fault.	6M9
LENB0	Enable A latch multiplexor B. This signal is one set of conditions which enables A latch multiplexor B.	8N5
LMNA0	A latch multiplexor A enable. This signal enables this multiplexor to place data on the A latch bus.	8N2
LMNB0	A latch multiplexor B enable. This signal enables this multiplexor to place data on the A latch bus.	8N5
LMSHO	Load most significant half. This signal is decoded from RD bits 09, 10, and 11. It indicates that the data on the C bus is the most significant 32 bits of a double-precision floating-point number. The flip-flop which is set by this signal is the only control element in the HPFPP which is not initialized when the HPFPP returns to the idle state (state 0).	5K1

APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
LOAD0	Ready to load. This signal indicates that the HPFPP operation is complete and that the result is not yet normalized.	8N2
LOAD1	Ready to load. This signal indicates that the HPFPP has obtained a result which must be normalized, rounded, and stored.	8L2
M0/1	Multiply. This signal is decoded from RD bits 09, 10, and 11. It indicates that the current HPFPP operation is a multiply.	5K4
M071	Carry bit for divide. This signal generates the quotient during a divide operation.	8N8
M1ST20/1	Multiply and state 2. This signal becomes active during state 2 of a multiply operation.	5K8
MAEQB0	Mantissa A equals B. This signal indicates that the mantissa of the A operand is equal to the mantissa of the B operand (bits 08:67).	6N6
MAL080:350	Output from mantissa ALU. These signals are the output of the mantissa ALU. Bits 08:31 originate on HPFPP-A and bits 32:35 come from HPFPP-B. These signals are passed through the A latch shifter and latched in the A latch.	Sheets 13:18
MCOUT0/1	Mantissa carry-out. This signal indicates that a mantissa ALU function has resulted in a carry. This signal is generated by the carry-lookahead circuitry.	19M6
MDNRLZ1	Multiply, or divide and normalized.	5K7
MFNO	Multiply finished. This signal indicates that a multiply operation is finished. This signal originates on HPFPP-B.	8H5



APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
MMODE1	This signal determines the mode of operation for the mantissa ALU.	7H4
MOFF0/1	Mantissa overflow. This bit indicates that the previous mantissa ALU operation resulted in a mantissa carry-out.	6N4
MQ08:32	Multiplier-quotient register. These bits are the output from the multiplier-quotient register. They may be gated back through the MQ shifter or onto the B bus.	Sheets 13:18
MQCEO	MQ register clear enable. This is a pulse which occurs only at the beginning of an HPFPP operation. The pulse initializes that portion of the MQ register which resides on HPFPP-B (bits 32:63). This signal is disabled after the execution of the LW microinstruction.	8N6
MS001:031	Mode select. These lines, in combination with MMODE1, determine the function to be performed by the mantissa ALU.	7H8,7H7
MSC01:11	Multiply shift code. These signals indicate the shift distance (1, 2, 3, or 4 bits) necessary or the next step in the multiplication algorithm. These signals are decoded to address the 4-bit 4-way shifters in the A latch shifter and the MQ shifter.	8H4
MSHO	Gate most significant half to C bus. This signal is significant only during a read operation. It indicates that either a single-precision number or the most significant half of a double-precision number (bits 00:31) is to be gated onto the C bus.	19A9
MSUM0/1	Multiply sum. During a multiplication operation, this signal indicates that the current partial product was produced by a summing of operands rather than a difference of operands.	7N5

APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
NRLZ1	Normalized. This signal indicates that the data on the B bus is normalized.	5K6
OPTSTCPO	Stop CPU clocks. This signal becomes active when the HPFPP is activated. It causes the CPU to stop and wait for the HPFPP to run to completion. When the HPFPP finishes the current operation, the processor clocks are released.	2L2
PLUS1	This signal indicates that the exponent ALU is to perform a summing function.	9G4
PSW191	Bit 19 of the program status word. When active, this signal indicates that if a floating-point operation results in an exponent underflow, it should be handled as an arithmetic fault.	3G6
RO	Read operation. This signal is decoded from RD bits 09, 10, and 11. It indicates that the current operation is a read from a floating-point register.	5K2
RCC0	Read condition code. This signal is decoded from RD bits 09, 10, and 11. It indicates that the current condition code is to be returned to the processor on bits 28:31 of the C bus.	2L6
RD1	Round. This signal enables the rounding mechanism in the HPFPP.	7N3
RD090:110	ROM data bits from the CPU. These bits are buffered into the HPFPP to form the function select bits. They specify the particular function to be performed by the HPFPP.	2B7

## APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
RD251	ROM data bit 25 from the CPU. This signal indicates that the current floating-point operation is a memory operation rather than a register-to-register operation.	8A1
REGDIS0	Register stacks disable. This signal disables the register stacks on the HPFPP in the event that a floating-point operation is to be aborted.	11C6
REGNA0	A register stacks enable.	11C7
REGNB0	B register stacks enable.	15A8
RRO/1	Register-to-register. This signal indicates that the current operation is a register-to-register operation rather than a memory operation. This signal is decoded from RD bit 25.	8F1
RSIGN0/1	Resultant sign bit. This bit is the sign of the result of the floating-point operation.	9R5,9R4
RSTOPO	ROM stop from the CPU. Indicates the CPU has halted microoperations.	2B5
S3WTO	State 3 and write. This signal indicates that the result of the floating-point operation is ready to be written into the register stacks.	9G9
S4MOFO	Shift right 4 bits and mantissa overflow. This signal ensures that bit 11 of the result gets set to a one after a mantissa overflow.	8N1
SBGT1	This signal indicates that the B operand is greater than the A operand in an add or subtract operation.	6G4
SBMBNO	Set B multiplexor B enable. This signal causes B multiplexor B to become enabled and B multiplexor A to become disabled. It is a pulse which occurs only before the first clock of a register-to-register operation.	8F2

APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
SCLK1	Skew clock from the CPU. This CPU clock is used to maintain synchronization between the CPU and the HPFPP.	2B3
SCLR0A	Systems clear. This signal causes the HPFPP to become initialized to the idle state so that it is ready to accept a floating-point operation.	19E6
SEL1	HPFPP selected. This signal indicates that the HPFPP has been activated to perform a floating-point operation.	2L2
SFTENO	Single-precision floating-point enable. This signal comes from the CPU to enable the HPFPP to begin a single-precision operation on the next CPU clock edge.	2B2
SHSL00:10	4-bit 4-way shifter select lines. These select lines are decoded from the multiply shift code lines. They indicate to the A latch shifter and the MQ shifter to shift right 1, 2, 3, or 4 bits.	8N4, 8N3
SKSIGC	This signal disables the normalization sequence during a floating-point operation.	5B6
SLWCLK0	Slow clock. This signal causes all the HPFPP clocks to become stretched by about 30 ns. This allows time for the stacks to settle after a write and compensates for particularly slow data paths.	6N3
SMCOUT0	Shift carry-out into multiplicand. This signal maintains the most significant bits of the partial product during a multiply operation.	7N4
SNRLZ0/1	Normalized. This signal indicates that the data on the B bus is normalized and no mantissa overflow condition exists.	5K7

APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
SP0/1	Single-precision. This signal indicates that the current floating-point operation is to be done in single-precision. These signals are not consistent when the HPFPP is in the idle state (state 0).	2L1,2L2
SPRDO	Round single-precision result. This signal forces a 1 to be added into bit 31 of the floating-point result.	7N2
SSC0/1	Start system clock. This signal is a short pulse which occurs when the HPFPP is activated. It initiates the control sequence by forcing the state controller out of state 0 and into state 1.	2L5
ST000/1	State 0. State 0 is the idle state of the HPFPP. When in state 0, all control functions are initialized and the HPFPP is ready to accept an operation.	3N2,3N1
ST010/1	State 1. State 1 is the start-up state of the HPFPP.	3N3
ST020/1	State 2. State 2 is entered only for multiplication or division. This is where these algorithms are performed.	3N4
ST030/1	State 3. State 3 is always the final state of a successful floating-point operation. In state 3, the HPFPP performs add and subtract operations, equalization, normalization, rounding, and storing of the final result.	3N5
ST040/1	State 4. State 4 is the fault state. If an arithmetic fault occurs, state 4 is entered to clear up the trouble. All the floating-point registers are restored to their states as they were before the operation began.	3N6
ST050/1	State 5. State 5 is entered when it is necessary to change the contents of the register stacks to carry out an operation.	3N7
SWN1	Write enable. Enables the stack write pulses.	9G8

APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
UFLO/1	Underflow. This signal indicates that an exponent underflow has occurred. The action taken then depends on the state of PSW bit 19. .	10K3
UFLT0/1	Underflow fault. This signal indicates that an exponent underflow has occurred and that it should be considered an arithmetic fault. The controller goes to state 4 and the registers are restored.	3K6
VFLG0	Overflow. This signal indicates that an exponent overflow has occurred. Exponent overflow is always considered to be an arithmetic fault. The controller goes to state 4 and the registers are restored.	10K4
VGT0/1	Very great. This signal indicates that the difference between the A operand and the B operand exponents is greater than the equalization capability of the HPFPP in an add or subtract operation.	6G3
WCLK1	Write clock. This clock is used to produce the stack write pulses.	4N5
WTRNDC	Write after rounding. This signal inhibits the stack write pulse until after the result has been properly rounded.	3F3
XAEQB1	Exponent A equal B. This signal indicates that the exponent of the A operand is equal to the exponent of the B operand.	11N7
XAL000:70	Exponent ALU output. These bits are latched unshifted into the exponent A latch.	11N6, 12N6
XC041	This signal is the ripple carry-line between the two 4-bit ALUs that make up the exponent ALU.	12N7

APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
XCNI	Exponent carry-in. This signal provides the carry input to the exponent ALU.	9G2
XCOU1	Exponent carry-out. This is the carry-out signal from the exponent ALU.	11N7
XCRY0/1	XCNTR carry-out. This signal indicates that the XCNTR on HPFPP-B has finished counting. This signifies the completion of equalization, multiplication, or division.	8F9
XELO	This signal indicates an exponent overflow in state 1 of a multiply or divide operation.	11N4
XL001:71	Exponent A latch bits. These signals are the latched output from the exponent ALU.	11N3,12N3
XMDS1	Exponent ALU mode select. This signal, together with PLUS1, defines the function of the exponent ALU.	9G3
XMNO	Exponent multiplexor enable. This signal enables the exponent multiplexor which allows the contents of the A register stack or the exponent A latch to be gated onto the exponent bus.	9G5
XMQ30:31	Multiplexed MQ bits. These bits are latched from MQ bits 30:31 in single-precision or bits 62:63 in double-precision. These signals are used to control the multiplication algorithm.	7A5,7A8
XMQCLK0	Exponent MQ clock. This signal latches data into the exponent register from the C bus at the beginning of an HPFPP operation.	8N6
XMS1	Exponent multiplexor select line. When active, this signal gates the output of the A register stack onto the exponent bus.	9G4

APPENDIX F (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
XX000:70	Exponent bus. These signals come from the exponent multiplexor and feed the A side of the exponent ALU.	11J6,12J6
XPA1/XPB1	Pull-ups. These lines are pull-up lines which are connected to unused gate inputs.	6G1,2L3
XSC0/1	Exponent special case. This signal becomes active when a special case of potential exponent overflow is detected.	10K8
ZER00/1	Zero. This signal indicates that the result of a floating-point operation is a true zero.	6N7



APPENDIX G  
HPFPP-B MNEMONIC LIST

The following list provides a brief description of each mnemonic found in the HPFPP-P. The source of each signal, on Schematic Drawing 35-716D08, is also provided.

MNEMONIC	DESCRIPTION	SCHEMATIC LOCATION
AAD001:31	A stack address lines. These address lines are decoded in the A register stack. AAD001 is decoded from SP1.	Sheet 2
ACLK1	This is the main system clock used throughout the HPFPP. It is decoded from EACLK0.	4E7
ACRY0	After XCRY. This signal is XCRY0/XCRY1 delayed by one clock.	3F6
AEQB1A	This signal indicates that bits 32:35 of the A operand are equal to bits 32:35 of the B operand.	6J3
AEQB1B	This signal indicates that bits 36:67 of the A operand are equal to bits 36:67 of the B operand.	14J9
AEQB1C	This signal indicates that the mantissa of the A operand is equal to the mantissa of the B operand on HPFPP-B (bits 32:67).	Sheet 14

APPENDIX G (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
AL32:68	These bits are the output of the A latch. They are the latched data which has come from the mantissa ALU and passed through the A latch shifter. These bits are fed back to the A multiplexor and B multiplexor so that they may be gated onto the A bus or B bus. They are also fed back to the A latch shifter so that the entire A latch may be shifted left one bit without passing through the ALU (required by the divide algorithm).	Sheets 6:15
ALCK0	A latch clock. The A latch clock is used to clock the A latch. It is decoded from ACLK1.	4E6
ALMAS1	A latch multiplexor A select line. When this signal is low, data from the mantissa ALU can be shifted left one bit. When this signal is high, data from the A latch can be shifted left one bit.	3M7
ALMBS1	A latch multiplexor B select line. When this signal is low, data from the mantissa ALU can pass to the A latch without being shifted. When this signal is high, data from the mantissa ALU can be shifted to the left four bits.	3M6

## APPENDIX G (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
ALSRNO	A latch shift right enable. This signal enables the 4-bit 4-way shifter which allows data from the mantissa ALU to be shifted right 1, 2, 3, or 4 bits and then passed to the A latch.	3M8
AMINBO/1	This signal indicates that the mantissa ALU is to find the arithmetic difference between the A operand and the B operand.	5D7
AMNO	A multiplexor enable. This signal enables the A multiplexor, allowing either the contents of the addressed A stack register or the output of the A latch to be gated onto the A bus.	4E9
AMXS0/1	A multiplexor select line. When AMXS1 is low, the A multiplexor can gate the contents of the A latch onto the A bus. When AMXS1 is high, the A multiplexor can gate the output of the A stack onto the B bus.	4D4, 4E4
AONLY1	This signal indicates that the contents of the A bus are to be passed directly through the mantissa ALU.	8A7
APLSBO	This signal indicates that the sum of the A bus and the B bus is to be produced by the mantissa ALU.	5A6
AS1	This signal is decoded from RD bits 09, 10, and 11. It indicates that the current HPFPP operation is either an add or a subtract.	2N7
AST321	Bit 32 of the A register stacks.	6D8
ASTKWN1	A stack write pulse enable. This signal enables the write pulse which strobes data into the A register stacks.	4A5

APPENDIX G (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
AWNO	A stack write enable. This signal strobes the data which resides on the B bus into the currently addressed register in the A register stack.	4E6
BAD001:31	B stack address lines. These address lines can be decoded from either YD or YS, depending on the state of BADMS1.	Sheet 2
BADMS1	B stack address multiplexor select line. When this signal is low, the B address lines are decoded from YS. When it is high, the B address lines are decoded from YD.	3E9
BGT0/1	B operand is greater than A operand. This signal can become active only during state 1 of an add or subtract operation.	13J2, 3M2
BMANO	B multiplexor A enable. This signal enables B multiplexor A, which gates either the contents of the A latch or the output of the currently addressed register in the B register stack onto the B bus.	4E1
BMAS1	B multiplexor A select line. When low, this signal can gate the contents of the A latch through to the B bus. When high, the output of the B register stack can be gated to the B bus.	4E3
BMBNO,1	B multiplexor B enable. This signal enables B multiplexor B, which gates either the contents of the MQ register or the data from the C bus through to the B bus.	4E1, 14K1

APPENDIX G (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
BMQCLKO	MQ register clock. This signal clocks that portion of the MQ register located on the HPFPP-B (bits 32:63).	4E6
BMX32:64	B bus. This B bus is internal to the HPFPP. It has no connection to the B bus in the CPU. The B bus is the main data path in the HPFPP. Data can be placed on the B bus from the C bus, MQ register, A latch register, or B register stack. The B bus feeds both the exponent and mantissa ALUs as well as the A and B register stacks. Bit 00 is the sign bit. Bits 01:07 are the exponent. Bits 08:64 are the mantissa or fraction part of the floating-point number. Only bits 32:64 reside on HPFPP-B.	Sheets 6:14
BONLY	This signal indicates that the contents of the B bus are to be passed directly through the mantissa ALU.	5A7
BSCLROA	Buffered system clear. This signal places the HPFPP in the idle state (state 0) and initializes the processor so that it is ready to accept a floating-point operation from the CPU.	15H7
BST32:63	B stack output. This data from the B register stack can be gated onto the B bus through B multiplexor A. It can also be gated onto the C bus to return data to the CPU.	Sheets 6:13
BSTKWN1	B stack write pulse enable. This signal enables the write pulse, which strobes data into the B register stacks.	4A5

APPENDIX G (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
BWNO	B stack write enable. This signal strobes data on the B bus into the currently addressed register in the B register stack.	4E5
C000:310	C bus. The C bus is a bidirectional data bus which connects the HPFPP to the processor. All data which comes into the HPFPP from the C bus gets latched into the MQ register. All data which goes from the HPFPP to the CPU is gated onto the C bus from the B register stack.	Sheet 15
CBENO	C bus enable. This signal switches the C bus transceivers from receive mode to transmit mode.	2N2
CGXX1	Carry generate lines. These signals are used in the carry-lookahead circuitry of the mantissa ALU.	Sheets 6:14
CPXX1	Carry propagate lines. These signals are used in the carry-lookahead circuitry of the mantissa ALU.	Sheets 6:14
CRYXX1	Carry inputs to the ALUs. These carry input signals are generated by the carry-lookahead circuitry of the mantissa ALU.	Sheets 14,15
CT010/1	Count equal to one. This signal becomes active when the count in the XCNTN is equal to one.	5R5
CTCLKC	Counter clock. This clock is used to clock the XCNTN and the XCRY flip-flop.	3E7
CTM10	Count equal to minus one. This signal becomes active when the count in the XCNTN is equal to minus one.	5R4

APPENDIX G (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
DO/1	Divide operation. These signals are decoded from RD bits 09, 10, and 11. They indicate that the current HPFPP operation is a divide.	2N7
DIST21	This signal indicates that the HPFPP is in state 2 during a divide operation.	2N8
DIST40	This signal indicates that the HPFPP is in state 4 during a divide operation.	4D4
DBBO	Disable B bus. This signal disables both B multiplexor A and B multiplexor B. This causes the B bus to be pulled up so that it locks like all zeros.	4A2
DCLK0	Delayed clock. This signal becomes set one clock after fast clock (FCLK0/FCLK1), and gets reset on the next clock. It is used by the divide algorithm to set up the first division step.	3J7
DCLR0A/B	Device clears. The device clears are decoded from state 0 or from systems clear. They reset the HPFPP so that it is ready to accept the next floating-point operation.	5D8
DDVQ0	Double-precision divide quotient. This signal is shifted into bit 64 of the MQ register during state 2 of a double-precision divide operation to produce the quotient.	3M6
DPRD0	Double-precision rounding bit. This signal jams bit 63 of the A bus to a one.	14N8

APPENDIX G (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
DVQO	Single-precision divide quotient. This signal is shifted into bit 32 of the MQ register during state 2 of a single-precision divide operation to produce the quotient.	3M3
DFTENO	Double-precision floating-point enable. This signal comes from the CPU to enable the HPFPP to begin a double-precision operation on the next CPU clock edge.	2A1
EACLK0	Early clock. This clock is decoded from WCLK1.	4A7
EQU0/1	Equalize. This signal indicates that one of the operands needs to be equalized or is being equalized.	3F4
F001:21	Function select bits. These bits are buffered RD bits 09, 10, and 11. When decoded, they indicate what specific function the HPFPP is to perform.	2F5
FCLK0	Fast clock. By remaining active in state 2 of a divide operation, this signal indicates that the divisor is larger than the dividend.	3J6
JACRY0	Jam the after carry flop. This signal activates the ACRY0/ACRY1 flip-flop.	3B6
JAMO	Jam. This signal becomes active only during the final rounding sequence. It disables the normal rounding procedure and, instead, forces the least significant bit of the result to a one.	14N4
JBMXO	When active, this signal causes B multiplexor B to become enabled and B multiplexor A to become disabled on the next clock.	4A1



APPENDIX G (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
JBMXAS1	When active, this signal causes B multiplexor A to select the B register stack as its input after the next clock.	4E2
JMQ28:31 JMQ60:63	Inputs to the MQ register. These lines feed bits 28:31 and bits 60:63 of the MQ register. They are also used by the multiplication algorithm to control the single- and double-precision multiply operations.	4G5, 13N1
JVFLG0	Jam overflow flip-flop. This signal becomes active when an overflow condition is detected. The overflow flip-flop becomes active after the next clock.	Sheet 4
JVGT0/1	Jam very great flip-flop. This signal becomes active when the difference between the A operand and the B operand exponents is greater than the equalization capability of the HPFPP in an add or subtract operation.	3B5
JXCRY0	Jam XCNTN carry flip-flop. This signal becomes active when the XCNTN reaches a count of zero.	5R7
L0/1	Load function. This signal is decoded from RD bits 09, 10, and 11. It indicates that the current HPFPP operation is a floating-point load.	2N6
LIST30	Load and state 3.	3E9
LAEQB1B	Latched AEQB1B. This signal saves the information that bits 36:67 of the A operand were equal to bits 36:67 of the B operand.	14N9
LENB0	Enable A latch multiplexor B. This signal is one set of conditions which enables A latch multiplexor B.	3J5

APPENDIX G (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
LMNAO	A latch multiplexor A enable. This signal enables this multiplexor to place data on the A latch bus.	3M6
LMNBO	A latch multiplexor B enable. This signal enables this multiplexor to place data on the A latch bus.	3M5
LOAD1	Ready to load. This signal indicates that the HPFPP has obtained a result which must be normalized, rounded, and stored.	3M5
LSHENO	Least significant half enable. This signal enables the C bus drivers on HPFPP-B.	2N2
M071	Carry bit for divide. This signal generates the quotient during a divide operation.	3J1
M1	Multiply. This signal is decoded from RD bits 09, 10, and 11. It indicates that the current HPFPP operation is a multiply.	2N7
MIST20/21A/21B	Multiply and state 2. This signal becomes active during state 2 of a multiply operation.	2N9
MAL280:680	Output from mantissa ALU. These signals are the output of the mantissa ALU. Bits 28:31 originate on HPFPP-A and bits 32:68 come from HPFPP-B. These signals are passed through the A latch shifter and latched in the A latch.	Sheets 6:15
MCOUT1	Mantissa carry-out. This signal indicates that a mantissa ALU function has resulted in a carry. This signal is generated by the carry-lookahead circuitry.	3J3

APPENDIX G (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
MFNO	Multiply finished. This signal indicates that a multiply operation is finished.	3M6
MMODE1	This signal determines the mode of operation for the mantissa ALU.	5D7
MOFFO/1	Mantissa overflow. This bit indicates that the previous mantissa ALU operation resulted in a mantissa carry-out.	3G5
MQ280:640	Multiplier-quotient register. These bits are the output from the multiplier-quotient register. They may be gated back through the MQ shifter or onto the B Bus.	Sheets 6:14
MQCEO	MQ register clear enable. This is a pulse which occurs only at the beginning of an HPFPP operation. The pulse initializes that portion of the MQ register which resides on HPFPP-B (bits 32:63). This pulse is disabled after the execution of the LW microinstruction.	3J2
MQCLRO	MQ register clear. This signal clears that portion of the MQ register on HPFPP (bits 32:63). It is decoded from MQCEO.	3M2
MS001:031	Mode select. These lines, in combination with MMODE1, determine the function to be performed by the mantissa ALU.	Sheet 5
MSC01:11	Multiply shift code. These signals indicate the shift distance (1, 2, 3, or 4 bits) necessary or the next step in the multiplication algorithm. These signals are decoded to address the 4-bit 4-way shifters in the A latch shifter and the MQ shifter.	4R6,4R5

APPENDIX G (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
MSHO	Gate most significant half to C bus. This signal is significant only during a read operation. It indicates that either a single-precision number or the most significant half of a double-precision number (bits 00:31) is to be gated onto the B bus.	2N1
MSUM1	Multiply sum. During a multiplication operation, this signal indicates that the current partial product was produced by a summing of operands rather than a difference of operands.	4G3
NRLZ1	Normalized. This signal indicates that the data on the B bus is normalized.	14J8
RO/1	Read operation. This signal is decoded from RD bits 09, 10, and 11. It indicates that the current operation is a read from a floating-point register.	2J6
RD1	Round. This signal enables the rounding mechanism in the HPFPP.	14J7
RD090:110	ROM data bits from the CPU. These bits are buffered into the HPFPP to form the function select bits. They specify the particular function to be performed by the HPFPP.	2A2
RD251	ROM data bit 25 from the CPU. This signal indicates that the current floating-point operation is a memory operation rather than a register-to-register operation.	2A3
REGDISO	Register stacks disable. This signal disables the register stacks on the HPFPP in the event that a floating-point operation is to be aborted.	6A9

## APPENDIX G (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
REGNAO	A register stacks enable.	6A8
REGNBO	B register stacks enable.	10A8
RR1	Register-to-register. This signal indicates that the current operation is a register-to-register operation rather than a memory operation. This signal is decoded from RD bit 25.	2C3
SBCLRO	This signal disables bit 68 of the A latch during single-precision operations.	5D9
SBMBNO	Set B multiplexor B enable. This signal causes B multiplexor B to become enabled and B multiplexor A to become disabled. It is a pulse which occurs only before the first clock of a register-to-register operation.	4A2
SBTO	Sticky bit. This signal controls the R*-rounding procedure.	14N5
SCLROA	Systems clear. This signal causes the HPFPP to become initialized to the idle state so that it is ready to accept a floating-point operation.	15E6
SEL1	HPFPP selected. This signal indicates that the HPFPP has been activated to perform a floating-point operation.	2G5
SFTENO	Single-precision floating-point enable. This signal comes from the CPU to enable the HPFPP to begin a single-precision operation on the next CPU clock edge.	2A2
SHSL00:10	4-bit 4-way shifter select lines. These select lines are decoded from the multiply shift code lines. They indicate to the A latch shifter and the MQ shifter to shift right 1, 2, 3, or 4 bits.	3M9,3M8

APPENDIX G (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
SKSIGO	This signal disables the normal normalization sequence during a floating-point operation.	4E4
SNRLZO	Normalized. This signal indicates that the data on the B bus is normalized and no mantissa overflow condition exists.	3J6
SP0/1	Single-precision. This signal indicates that the current floating-point operation is to be done in single-precision. These signals are not consistent when the HPFPP is in the idle state (state 0).	2D1,2D2
ST001	State 0. State 0 is the idle state of the HPFPP. When in state 0, all control functions are initialized and the HPFPP is ready to accept an operation.	4A6
ST010/1	State 1. State 1 is the start-up state of the HPFPP.	4E9
ST020/1	State 2. State 2 is entered only for multiplication or division. This is where these algorithms are performed.	4E8
ST030/1	State 3. State 3 is always the final state of a successful floating-point operation. In state 3, the HPFPP performs add and subtract operations, equalization, normalization, rounding, and storing of the final result.	4E8
ST040	State 4. State 4 is the fault state. If an arithmetic fault occurs, state 4 is entered to clean up the trouble. All the floating-point registers are restored to their states as they were before the operation began.	3B7

APPENDIX G (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
ST050	State 5. State 5 is entered when it is necessary to change the contents of the register stacks to carry out an operation.	3B8
VGTO	Very great. This signal indicates that the difference between the A operand and the B operand exponents is greater than the equalization capability of the HPEFP in an add or subtract operation.	3B7
WCLK1	Write clock. This clock is used to produce the stack write pulses.	4A5
XAL020:070	Exponent ALU output. These bits are used to initialize the XCNTN for equalization.	Sheet 5
XCRY0/1	XCNTN carry-out. This signal indicates that the XCNTN has finished counting. This signifies the completion of equalization, multiplication, or division.	3E7
XCT000:050	Exponent count signals. These signals are the output of the exponent counter (XCNTN).	5R6,5R3
XCTA010/020	These signals are used to increment or decrement the XCNTN.	4R4,3M1
XMQ30:31	Multiplexed MQ bits. These bits are latched from MQ bits 30:31 in single-precision or bits 62:63 in double-precision. These signals are used to control the multiplication algorithm.	4R7

APPENDIX G (Continued)

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SCHEMATIC LOCATION</u>
XPX1	Pull-ups. These lines are pull-up lines which are connected to unused gate inputs.	3E6,15N4
YD081:111	Destination register. These signals indicate the number of the register into which the result of a floating-point operation is to be stored.	2A6,2A9
YS01:21	Source register. These signals indicate the number of the floating-point register which supplies the source operand in a register-to-register operation.	2A7



APPENDIX H  
HPFPP INSTALLATION ON THE MODEL 3210 PROCESSOR

This appendix contains the information necessary to install the HPFPP on the Model 3210 Processor.

NOTE


In the Model 3210, the HPFPP cannot be installed unless the chassis with a floating-point backpanel has already been installed at the factory. The floating-point backpanel cannot be installed in the field.

Installation of the HPFPP requires deletion of the strap at location 05M, C to G on the processor CPU-A board. This allows execution of the floating-point instructions.

The HPFPP components are installed in dedicated locations in the 3210 processor chassis as follows (See Figure H-1).

1. Install the HPFPP-A in Slot 07.
2. Install the HPFPP-B in Slot 08.
3. Install the C bus interface on the backpanel, Slot 8, Side 0.
4. Install cable from HPFPP-A, Connector 3 to HPFPP-B, Connector 3.
5. Install cable from HPFPP-A, Connector 4 to HPFPP-B, Connector 4.

2507-1



NOTE: THESE ARE TWO SEPARATE CHASSIS. SLOTS 7 AND 8 IN THE FLOATING-POINT CHASSIS ARE DEDICATED SLOTS AND CANNOT BE USED FOR OTHER BOARDS.

Figure H-1 3210 Board Installation and Cabling

APPENDIX I  
HPFPP INSTALLATION ON THE MODEL 3220 PROCESSOR

This appendix contains the information necessary to install the HPFPP on the Model 3220 Processor.

Installation of the HPFPP requires deletion of the strap at location 05M, C to G on the processor CPU-A board. This allows execution of the floating-point instructions.

The HPFPP components are installed in dedicated locations in the 3220 processor chassis as follows (See Figure I-1).

1. Install the HPFPP-A in Slot 05.
2. Install the HPFPP-B in Slot 06.
3. Install the C bus interface on the backpanel, Slot 6, Side 0.
4. Install cable from HPFPP-A, Connector 3 to HPFPP-B, Connector 3.
5. Install cable from HPFPP-A, Connector 4 to HPFPP-B, Connector 4.




Figure I-1 3220 Board Installation and Cabling


APPENDIX J  
HPFPP INSTALLATION ON THE MODEL 3230 PROCESSOR

This appendix contains the information necessary to install the HPFPP on the Model 3230 Processor.

Installation of the HPFPP requires deletion of the strap at location 05M, C to G on the processor CPU-A board. This allows execution of the floating-point instructions.

The HPFPP components are installed in dedicated locations in the 3230 processor chassis as follows (See Figure J-1).

1. Install the HPFPP-A in Slot 02
2. Install the HPFPP-B in Slot 03
3. Install the C bus interface on the backpanel, Slot 3, Side 0
4. Install cable from HPFPP-A, Connector 3 to HPFPP-B, Connector 3
5. Install cable from HPFPP-A, Connector 4 to HPFPP-B, Connector 4



Front View of a 3230 Chassis


Figure J-1 3230 Board Installation and Cabling



REVISIONS

GATES 00M/10M WERE SHOWN AS A NAND GATES. IC 03W-02, 04, 06, 08, 10 AND 07W-02 BALL WAS ON OUTPUT. IC 08T, 05W-DS, Q, Q/DC WERE S, I, O, F, R RESPECTIVELY. TITLE WAS DFU-A.


DES	REC	DATE	BY
15	15	3-19-79	ROI
AREA M6, ADDED 9LI TO RCCφ			
JAT 17-44971 MS 110-7-801R02			
TITLE WAS MOD 3220			
JLV	5065	8-1-82	RO3



INFORMATION CONTAINED HEREIN IS THE PROPERTY OF PERKIN ELMER CORPORATION. COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE XXX ± .005 XX ± .02 X ± .05 ANGLES ± 10° UNLESS OTHERWISE SPECIFIED	C. MICHAELS	DRAFT	2-8-78	FUNCTIONAL SCHEMATICS
		CHK		HPFPP-A
		ENGR		
				TASK NO. 03905 SHEET OF 2-20
				DWG. NO. 33-218 R03 D08





**REVISIONS**

THE FOLLOWING GATES WERE  
AND GATES 08B, 06D, 00M,  
THE FOLLOWING GATES WERE  
OR GATES 07B.

ON IC 07D-10, 12, 02, 01F-08  
BALL WAS ON OUTPUT.

BALLS ON 05D OUTPUTS  
WERE REMOVED

ON IC 00C, 06C, 06C, 07C  
DS, Q, Q' DC WERE S, I, O,  
R, RESPECTIVELY.


TITLE WAS DFU-A.

REV	DATE	BY	DESCRIPTION
05	3-19-71	RO1	AREA K8 GATE 19-057
			PIN 08 WAS UFLTφ 8A8
			AREAMB ADDED UFLTφ
			AREA N5 ADDED JSTφ31
			AREA RS ADDED 6C8 TO STφ3φ
KR	7-17-79	RO2	
			TITLE WAS MOD 3220
JLV	8-1-82	RO3	

INFORMATION DISCLOSED HERE IS THE PROP  
PROPERTY OF THE PERKIN-ELMER CORPORATION  
COMPUTER SYSTEMS DIVISION AND SHALL NOT  
BE DISCLOSED OR USED FOR ANY OTHER PUR  
POSES EXCEPT AS SPECIFIED BY CONTRACT BE  
TWEEN THE RECIPIENT AND THE PERKIN-ELMER  
CORPORATION. DUPLICATION OF ANY PORTION  
OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE	C. MICHAELS	FUNCTIONAL SCHEMATICS	2-8-78	HPFPP-A
XXX 2.000	CHK			
XX 2.02	ENGR			
X 2.04				
ANGLES 2.10				
UNLESS OTHERWISE SPECIFIED				

REVISIONS			
ID TO IGR AREA 2 WAS NOT SHOWN.			
THE FOLLOWING WERE SHOWN AS AND GATES - 12A, 13B, 11A.			
16B WAS SHOWN AS AN OR GATE.			
ON IC 11B-09, 06 BALL WAS ON OUTPUTS			
TITLE WAS DFU-A.			
25	C	13950	3-19-79 RO1
AREA NS WCLKI ADDED REF DES. 8A9 AREA N6, ACLKI DELETED REF DES. 8A9			
27	M	4301M	2-19-80 RO2
DELETED "MODEL 3220" FROM TITLE			
4	V	5065 R	8-1-82 RO3




	SWITCH NO.								
	1	2	3	4	5	6	7	8	
FASTCLOCK (95 ns)	ON	OFF	X	X	X	X	ON	OFF	
NOM CLOCK (100 ns)	OFF	ON	X	X	X	X	ON	OFF	
SINGLE-STEP	(SET FOR NOM OR FAST)							OFF	OFF
EXTERNAL CLOCK	X	X	X	X	X	X	X	ON	

INFORMATION CONTAINED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE
	C. MICHAELS	DRAFT	2-8-78	FUNCTIONAL SCHEMATICS
		CHK		HPFPP-A
		ENGR		
TOLERANCE XXX ± 0.03 XX ± 0.02 X ± 0.01 ANGLES ± 10° UNLESS OTHERWISE SPECIFIED				TASK NO. 03905 DWN NO. 35-715R03 D08
				SHEET OF 4-20

REVISIONS			
THE FOLLOWING WERE SHOWN AS AND GATES: 02E, 02F. THE FOLLOWING WERE SHOWN AS OR GATES: 03E, 11A. ONIC 04F04, 06, 08, 10, 01F04, 06 BALL WAS ON OUTPUT.			
TITLE WAS DFU-A			
REV	DESCRIPTION	DATE	BY
1	3950	3-26-79	ROI
DELETED "MOD 3220" FROM TITLE			
REV	DESCRIPTION	DATE	BY
1	5065	8-1-82	ROZ




INFORMATION CONTAINED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION AND IS UNCLASSIFIED EXCEPT WHERE SHOWN OTHERWISE. IT IS TO BE CONTAINED AND SHOWN ONLY FOR THE PURPOSES SPECIFIED BY CONTRACT BE TAKEN BY THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE XX 1 003 FF 1 02 X 1 07 MMLES 1 17 UNLESS OTHERWISE SPECIFIED	C. MICHAELS	DRAFT	2-8-78	FUNCTIONAL SCHEMATICS HPFP-A
TASK NO.	03905	SHEET OF	5	20
REV	35-715R02	DOB		



REVISIONS			
THE FOLLOWING WERE SHOWN AS AND GATES: 01E06, 06B11, 00D12, 06F06, 0807F06, 08, 07B13, 01IC 04B D5, Q, Q, DC WERE S, I, O, R, RESPECTIVELY ON IC 04F02 BALL WAS ON OUTPUT.			
TITLE WAS DFU-A			
185	3950	3-26-79	RO1
DELETED "MODEL 3220" FROM TITLE.			
JUL	5065	R 8-1-82	RO2



INFORMATION ON THIS DRAWING IS THE PROPERTY OF THE PERKIN ELMER CORPORATION. COMPUTER SYSTEMS DIVISION AND SHALL NOT BE REPRODUCED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE
TOLERANCE	C MICHAELS	DRAFT	2-9-78
XXX 1/800		CHK	
XX 1/200		ENGR	
X 1/100			
AMPLER 1/50			
UNLESS OTHERWISE SPECIFIED			


  

TASK NO.	SHEET OF
03906	7 - 20
DWG. NO. 35-715 R02	DOE

REVISIONS

THE FOLLOWING WERE SHOWN AS AND GATES: 08J03, 05B08, 06, 00F08, 08J04, 08, 08E11, 08H08, 09K03, 08J11, 07K04, 12, 2, 00D08. THE FOLLOWING WERE SHOWN AS OR GATES: 03E04, 07B04. SIGNAL GDCLK0 IN AREA A6 WAS NOT SHOWN. ON IC 07H, 08A, 03C, 08T, 05, 0, 0, DC WERE S, I, Q, R - RESPECTIVELY. ON IC 08F08, 01F02, 10 BALL WAS SHOWN OUTPUT. TITLE WAS DFU-A

REV: 3-26-79 R01  
AREA B8 REMOVED 07B 19-234 SN, AREA C8 00K WAS 03A 19-058  
KR 4096 M 7-17-79 R02  
AREA A9 B9, 00D05 WAS MNEMONIC - ACLK1  
FT 4301 M 2-19-80 R03  
DELETED "MODEL 3220" FROM TITLE  
JLV 5065 R 9-1-82 R04











REVISIONS		
ON IC'S 11B08, 09C, 09D BUBBLES WERE ON OUTPUTS AREA C6 DELETED 1K RESISTOR BETWEEN 02T10 & 02T07. 02T10 WAS CONN. TO P5, 02T07 WENT TO 00W11. SIGNAL REQDISΦ WAS NOT SHOWN. TITLE WAS DFU-A.		
25	3950	3-27-71 R01
AREA M5 ADDED GATE 11B 19-057 SG		
KR	14096	M7-17-79 R02
AREA C6, ADDED 9L2 TO REGDISΦ		
DELETED MODEL 3220 FROM TITLE BLOCK		
LVV	5065R	8-1-82 R04



XALU MODE SELECT	STATE	A	S	M	D	C	L
	0	X	X	X	X	X	X
A+B = HLLM	1	A-B	A-B	A+B	A-B	A-B	A+B
A-B = LHHL	2	X	X	A	AH	X	X
AA-1 = LLLL	3	AA-1	AA-1	AA-1	A	X	AA-1
AA+1 = MHHH	4	A	A	A	A	X	A
	5	A	A	X	X	X	X

THIS TABLE ALSO APPLIES TO SHEET 12.

THIS DOCUMENT IS UNCLASSIFIED AND IS IN THE PUBLIC DOMAIN. IT IS THE PROPERTY OF PERKIN ELMER CORPORATION AND SHALL NOT BE REPRODUCED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.



**REVISIONS**


1	ON IC 16C & 16D BUBBLES WERE SHOWN ON OUTPUT SIDE. ON IC 13 BUBBLES WERE NOT SPEC. DWG TITLE WAS DFU-A.
2	AREA DB: REMOVED BUBBLES FROM 13D-04.07.09412
3	JAT/KP L19013-05 14-15-21 202
4	DELETED "MODEL 3220" FROM TITLE BOX
5	PLV 15065 R 8-1-82 R03

NOTES: 1. FOR XALU MODE SELECT TABLE REFER TO PAGE 11.

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INFRINGE THIS LEGEND.

SCALE-	NAME	TITLE	DATE	TITLE
TOLERANCE XXX 2.000 XX 1.000 X 0.500 UNLESS OTHERWISE SPECIFIED	C. MICHAELS	DRAFT	2-9-78	FUNCTIONAL SCHEMATICS
		ENGR		HPFPP-A
				TASK NO. 03905
				SHEET OF 12-20

REVISIONS  
 THE FOLLOWING WAS SHOWN AS A AND GATE; 07K08, ON IC'S 075 & 07T BUBBLES WERE SHOWN ON OUTPUTS TITLE WAS DFU-A  
 DELETED "MODEL 3220" FROM TITLE BOX  
 JUL 5065 | 8-1-82 | R02




FUNCTION	MS001	MS011	MS021	MS031	MMODE1
ADNLY1	1	1	1	1	1
BONLY1	0	1	0	1	1
APLSB1	1	0	0	1	0
AMINB1	0	1	1	0	0

SHSL10	SHSL00	
0	0	SR4
0	1	SR3
1	0	SR2
1	1	SR1

REVISIONS


ON IC 01W & 02W BUBBLES  
WERE SHOWN ON OUTPUT  
SIDE. DWG. TITLE WAS  
DFU-A.  
REV 3950 3-27-79 ROI  
DELETED "MODEL 3220"  
FROM TITLE BLOCK  
REV 5065 R18-82 022X



INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE	NAME	TITLE	DATE	TITLE
	C. MICHAELS	DRAFT	2-9-78	FUNCTIONAL SCHEMATICS
		CHK		HPFPD-A
		ENGR		
				TASK NO. 03908 SHEET OF 14-20
				DRW. NO. 35-715 R02 D08


REVISIONS	
AREA A9 DELETED 1K RESISTOR BETWEEN 02T-09 & 02T-08.	
02T-09 WAS CONN. TO P5 ON IC 02K & 03K BUBBLES WERE SHOWN ON OUTPUT SIDE. DWG. TITLE WAS DFU-A.	
DELETED "MODEL 3220" FROM TITLE BLOCK.	
REV. 5065 R 1 B-1-82 R02K	



REVISIONS

ON IC 04K & 06M BUBBLES WERE SHOWN ON OUTPUT SIDE. DWG TITLE WAS DFU-A

2	3950	3-27-79	ROI
DELETED "MODEL 3220" FROM TITLE BLOCK			
JLV	5065	R 8-1-82	ROZ




INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION. COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE -

NAME	TITLE	DATE	TITLE
C. MICHAELS	DRAFT	2-9-78	FUNCTIONAL SCHEMATICS
CHK			HPFPF-A
ENGR			

TASK NO. 03905 SHEET OF 16-20  
 Dwg. No. 35-715 E02 D08



REVISIONS	
01	ON IC 12J & 10J BUBBLES WERE SHOWN ON OUTPUTS ONLY TITLE WAS DFU-A
02	EJ 3950 3-27-79 R01
03	DELETED "MODEL 3220" FROM TITLE BLOCK
04	JLV 5065 EB-1-82 R02

"INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND."


SCALE-	NAME	TITLE	DATE	TITLE
	G. MICHAELS	DRAFT	2-9-78	FUNCTIONAL SCHEMATICS HPPFP-A
		CHK		
		ENGR		

35-715R02 17-20





REVISIONS	
O2C-44 VALUE WAS 220PF	
IC 06W WAS AN OR GATE	
IC 00H PINS 05,06	
WERE NO CONNECTION	
CAP BETWEEN O2C 44	
& 25 WAS 220 PF	
IC 07W/2 BUBBLE WAS	
SHOWN AS OUTPUT	
TITLE WAS DFU-A	
EJ 3950	3-27-79 RO1
DELETED "MODEL 3220"	
FROM TITLE BLOCK	
JLV	5065 RB-1-82 RO1



INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED TO ANY OTHER PARTY FOR PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BEYOND THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.


SCALE	NAME	TITLE	DATE	TITLE
TOLERANCE XXX 1.000 XX 1.00 X 1.00 ANGLES 1:10 UNLESS OTHERWISE SPECIFIED	C. MICHAELS	DRAFT	2-9-78	FUNCTIONAL SCHEMATICS HPFP-A
		CHK		
		ENGR		

TASK NO. 03905 SHEET OF 19-20  
REV. NO. 35-715R02 DOB



MILLIMETER	INCH
1.57	.062
3.18	.125
13.46	.530
377.95	14.880
390.65	15.380


REVISIONS		
NO.	DATE	DESCRIPTION
1	11/17/74	ISSUED FOR PRODUCTION
2	11/17/74	ITEM 66 AT 14B WAS CHANGED BETWEEN 14B AND 14C. ITEM 53 IN POS 02C-05 WAS IN ITEM 52. TPI COLUMN 2 WAS SHOWN IN ROW 2. MINIMUM RESISTOR AT 02T-02F 08 (ITEM 42).
3	11/17/74	RELEASED FOR PRODUCTION
4	11/17/74	IC 03H WAS ITEM 12. ADDED ITEM 43 TO 03H, 03G, 03I, 03J, 03K, 03L, 03M, 03N, 03O, 03P, 03Q, 03R, 03S, 03T, 03U, 03V, 03W.



60, TYP  
2 PLACES

ADD APPROPRIATE REV. LEVEL IDENTICAL TO REV. LEVEL OF PARTS LIST TO WHICH BOARD WAS BUILT.

3  
(4 PLACES)



PARTIAL VIEW A-A  
TYP 3 PLACES

- NOTES:
- FOR MOUNTING OF STANDARD HARDWARE SEE 16-642 D12.
  - DIMENSIONS ARE IN MILLIMETERS.
  - BEND PINS CLOSEST TO EDGE OF BOARD INWARD PRIOR TO SOLDERING.


COMPONENT	REF. DESIGNATION

PERKIN ELMER  
Computer Systems Division  
Oceanport, N.J. 07757

NO.	DATE	TITLE	MULTIPLE
1	11/17/74	ASSEMBLY	ASSEMBLY
2	11/17/74		
3	11/17/74		
4	11/17/74		


USED IN MANUAL 29-705

PIN CONFIGURATION & C. LOCATION FOR ROWS 02, 05, 11 & 14



50, TYP  
8 PLACES

51, TYP  
ALL UNSPECIFIED



CONN	TERM. NO.	CABLE CONNECTOR MAP		BACK PANEL MAP		TERM. NO.	CONN
		ROW 2	ROW 1	ROW 1	ROW 2		
16				PS	GND	41	
15				GND	GND	40	
14				AAD001	AAD011	39	
13				AAD001	AAD031	38	
12				BAD001	BAD011	37	
11				BAD001	BAD031	36	
10						35	
09						34	
08						33	
07						32	
06						31	
05						30	
04						29	
03				CP321		28	
02				ROI	NRLZ1	27	
01						26	
00				MAL280	MAL290	25	
				MAL300	MAL310	24	
				MAL320	MAL330	23	
				MAL340	MAL350	22	
				GND	GND	21	
				YS01	YS11	20	
				YS01	YS11	19	
						18	
				MQ280	MQ290	17	
				MQ300	MQ310	16	
				MQ320	MAC0	15	
				ALGN0	FNCE0	14	
				MSH0	EQ00	13	
				REGDIS0	RD251	12	
						11	
				AL320	EVX321	10	
				MFN0		09	
				YD031	YD091	08	
				YD011	YD111	07	
				SFTEN0	DFTEN0	06	
				RD090	RD100	05	
				RD110	UNLDD0	04	
				LENB0	DCR1	03	
				SXSIG0	MQCE0	02	
				GND	GND	01	
				PS	GND	00	
				GND	GND	41	
				GND	GND	40	
						39	
						38	
				GND	GND	37	
				CO00	CO10	36	
				CO20	CO30	35	
				CO40	CO50	34	
				CO60	CO70	33	
				CO80	CO90	32	
				C100	C110	31	
				C120	C130	30	
				C140	C150	29	
				GND	GND	28	
						27	
						26	
						25	
						24	
						23	
						22	
						21	
						20	
						19	
						18	
						17	
						16	
						15	
						14	
						13	
						12	
						11	
						10	
						09	
						08	
						07	
						06	
						05	
						04	
						03	
						02	
						01	
						00	
						12	
						11	
						10	
						09	
						08	
						07	
						06	
						05	
						04	
						03	
						02	
						01	
						00	

REVISIONS		
PRE PRODUCTION APPROVAL	INIT DEV	DATE
		11/15/77
TABLE OF SPARES, GATE 089, 19-059, PIN 08 WAS SHOWN.		
SIGNALS ALGN0, REGDIS0, MAC0, FNCE0 WERE NOT SHOWN ON BACK PANEL MAP		
TITLES WERE DFUB ON SHT 1 THRU 16.		
IN AREA SB 78 REV LEVEL OF 35-716 WAS ROI.		
SHEETS 2 THRU 16 WERE REV LEVEL ROI.		
15	3951	4-5-79 ROI
RELEASED FOR PRODUCTION		
ENG.		DATE 5/1/77
TABLE OF SPARES 08C 19-236		
33, 08, 116, 04F 19-059 08		
08 WAS OLC 19-058 06, 08.		
CABLE CONNECTOR MAP		
CONN 4 PIN 14 AEQB18 WAS ADDED. AEQB18 WAS AEQB1C.		
CONN 3 PIN 09 WAS NOT SPEC.		
XALUF, MALU WERE SHOWN INCORRECT. REVISED SHT'S 2, 4, 5, 6, 14 & 16 AREA S9 BD		
REV LEVEL WAS ROI		
KR	11/11/77	4096 M 7-16-79 ROI
REVISED SHTS 2, 3, 116, AREA S8		
35-716 WAS ROI		
BP	11/11/77	4146 M 9-20-79 ROI
REVISED SHT 16, AREA S8		
35-716 WAS ROI		
AV	11/11/77	4162 M 11-2-79 ROI
AREA S8 35-716 WAS ROI		
KR	11/11/77	4181 R 11-7-79 ROI
REVISED SHT 1, AREA C7 & D7, ALMBS1 & ALMAS1, AND LMNB0 & LMNA0 WERE REVERSED		
VT	11/11/77	L19009-15 R 11-17-80 ROI
DELETED "MODEL 3220" FROM TITLE BLOCK		
REVISED SHTS 1-16		
JW	11/11/77	5065 R 8-1-82 ROI

REF. DESIGNATION	PART NUMBER	SPARE OUTPUT NUMBER
00S	19-055	03, 06
07K	19-055	03, 06
08W	19-055	03, 11
00E	19-057	02, 04, 08, 12
01S	19-057	06, 12
04E	19-057	04, 06
12T	19-057	06, 12
16F	19-057	06, 08, 10, 12
06K	19-058	08
08C	19-236	03, 08, 11
04F	19-059	08
01E	19-063	08/09
08C	19-064	07/09
08T	19-124	08
08D	19-125	03, 06
01F	19-126	08
10E	19-126	08

NOTE: 1. FOR NET# MNEMONIC LOCATION ON SCHEMATIC, SEE SHT. 10.

REVISION	7	4	3	3	3	2	2	2	2	2	2	2	3	2	5
SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

THE REVISION LEVEL OF THIS SHEET IS CONSIDERED TO BE THE REVISION LEVEL OF THE DOCUMENT.



35-716	ROI
BOARD	REV. LEVEL
BOARDS AGREEING WITH THIS	THE FOLLOWING REVISION LEVEL

USED IN MANUAL 29-705

SCALE	C. MICHAELS	DRAFT	10-3-78	TITLE	FUNCTIONAL SCHEMATICS
	N. LEMONDE	MGR	5-11-79	HPFPP-B	MULTIWIRES
	R. CERO		5-11-79		
	N. SELHEIM	ENR	5-11-79		
	R.A. BARKER	QC	5-11-79	03905	
	E. GREENSTIEN	SYSTEM	5-11-79	35-716 R07 DOB	1-16



REVISIONS			
THE FOLLOWING WERE SHOWN AS AND GATES 04D0B, 03E0B, 04F0L, 08B03, 06M12, 08T03, 06K12, 08T06, 08S12.			
ON IC'S 07B, 03F DS, Q, Q DC WERE S, I, O, R, RESPECTIVELY ON IC'S 04E0B, 10, 12T02, 08F0E12 BUBBLE WERE ON OUTPUTS			
TITLE WAS DFU=B			
05	01	3-30-77	RO1
AREA A4, 08F09 WAS N.C. 08F10 WAS CONNECTED TO GND.			
BP	11	4 14G	M 19-20-79
DELETED "MODEL 3220" FROM TITLE BLOCK			
JLV	05	065	R 8-1-82
			RO3



SCALE	NAME	TITLE	DATE	TITLE
	C. MICHAELS	DRAFT	2-11-78	FUNCTIONAL SCHEMATICS
		CHK		HPFPP-B
		ENGR		
03905				
35-716R03 008				
				3-16

**REVISIONS**


THE FOLLOWING WERE SHOWN AS AND GATES; 06M06, 08 06A06, 08T11, 01M11, 07K08, 09A08.

THE FOLLOWING WAS SHOWN AS AN OR GATE; 14B01

ONIC 07M DS, Q, Q' DC WERE S, I, O, R - RESPECTIVELY. ON 16B - BUBBLES WERE ON OUTPUT ONLY. ON GATES 12T10, 09B02 08A04, 06F08 BUBBLES WERE ON OUTPUTS.


TITLE WAS DFU-B

05117	13951	4-2-79	ROJ
AREA F9 ADDED 5/19 TO ST#11			
KR	20	4096	M 7-26-79 ROJ
DELETED "MODEL 3220" FROM TITLE BLOCK			
JLV	5065	R 8-1-82	ROJ




<p>INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.</p>	SCALE-	NAME	TITLE	DATE	TITLE
		C MICHAELS	DRAFT	2-11-78	FUNCTIONAL SCHEMATICS
			CHK		HPFPF-B
			ENGR		
				TASK NO. 03905	SHEET OF 4-10
				REV. NO. 35-716 R03 D08	

REVISIONS		
THE FOLLOWING WERE SHOWN AS AND GATES 07E03, 11, 06E04, 08, 06F06, 08, 07F06, 08, 08H06.		
IC'S 08E02, 09B12 HAD BUBBLES ON OUTPUTS, TITLE WAS DFU-B		
DESIGN	3951	4-5-79 RO1
AREA L8 ADDED GATE 19-236, AREA K9 ADDED 19-058		
KR	4096	M 7-16-79 RO2
DELETED "MODEL 3220" FROM TITLE BLOCK		
JLV	5065	R 8-1-82 RO3



<small>INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF PERKIN-ELMER CORPORATION. THIS DOCUMENT IS UNCLASSIFIED AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT. THE PERKIN-ELMER CORPORATION DOES NOT ACCEPT ANY LIABILITY FOR THE REPRODUCTION OR DISTRIBUTION OF THIS DATA. THIS LEGEND</small>	SCALE-	NAME	TITLE	DATE	TITLE
		C. MICHAELS	DRAFT	2-13-78	FUNCTIONAL SCHEMATICS
			CHK		HPPPP-B
			ENGR		
					REV 03908
					NO 35-716R03 D08
					SHEET OF 5-10





**REVISIONS**

IN AREA A9 RES. 05A, 1K WAS DELETED, 05A 10 WENT TO P5, 05A WENT TO 00E05, IC 08508 AND SIGNALS REGDIS, FNCE, ALGN, MACQ WERE NOT SPECIFIED. ON IC'S 075, 077, 01504 10F08, 04, 02 BUBBLES WERE ON OUTPUTS ONLY. TITLE WAS DFU-B

05-11-73	P 3951	4-5-79	RO1
AREA J3 AEQBIA 214-4 WAS AEQBIA 1438			
KR	4096M	7-16-79	RO2
DELETED "MODEL 3220" FROM TITLE BLOCK			
JLM	5065E	8-1-82	RO3


**MULTIPLICATION SHIFT CODE**

SHSL0	SHSL1	SR
0	0	SR4
0	1	SR3
1	0	SR2
1	1	SR1









REVISIONS			
ON IC'S 09H, 09J, 15F04, 02, 12, 10 BUBBLES WERE ON OUTPUTS.			
IN AREA A9 RES. 05A 1K WAS DELETED, 05A13 WAS CONN TO P5, 05A04 WAS CONN TO 08E03.			
REV	DATE	BY	APP
05	11-8-79	3951	4-5-79 RO1
DELETED "MODEL 3220" FROM TITLE BLOCK			
REV	DATE	BY	APP
06	5-6-82	R	8-1-82 R02


INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.

SCALE -  
 TOLERANCE  
 \*\*\* 0.003  
 \*\* 0.002  
 \* 0.001  
 UNLESS OTHERWISE SPECIFIED

NAME	TITLE	DATE	TITLE
C. MICHAELS	DRAFT	2-9-78	FUNCTIONAL SCHEMATICS
	CHK		HPFP-P-B
	ENGR		


TASK 03905  
 SHEET OF 10-10

REVISIONS	
ON IC'S 14H, 16J, 15F12, 10	
08, 06 BUBBLES WERE ON	
OUTPUTS.	
TITLE WAS DFU-B	
REVISED BY	DATE
JM	5-5-79 RO1
DELETE "MODEL 3220"	
FROM TITLE BLOCK	
JM	5-6-82 R1-82 [Redacted]




<p>INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.</p>	SCALE-	NAME	TITLE	DATE	TITLE
	TOLERANCE	C. MICHAELS	DRAFT	2-9-78	FUNCTIONAL SCHEMATICS
	*** 1.000		CHK		HPFPF-B
	1" = 1.000		ENGR		
1" = 1.000					REV: 03905
1" = 1.000					35-716 RO2 DOB
1" = 1.000					SHEET OF 11-16

REVISIONS		
ON IC'S 11C, 14D, 16E04, 02		
16F09, 02 BUBBLES WERE ON		
OUTPUTS,		
TITLE WAS DFU-B		
3951	4-5-79	RO1
DELETED "MODEL 3220"		
FROM TITLE BLOCK		
5065	8-1-82	RO2



*INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION, AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.	SCALE--	NAME	TITLE	DATE	TITLE
	TOLERANCE XXX : 0.05 XX : 0.02 X : 0.01 UNLESS OTHERWISE SPECIFIED	C. MICHAELS	DRAFT	2-9-78	FUNCTIONAL SCHEMATICS
			CHK		HPPPP-B
			ENGR		
				FORM NO. 03905	SHEET OF 12-16
				REV. NO. 35-716 R02	DC8



**REVISIONS**

ON IC'S 09C, 09D, 11E, 12, 10  
02, 06 BUBBLE WERE ON  
OUTPUTS.  
IC 10E WAS AN AND-  
OR - INVERT.  
REF'S S8, K6 FOR SIGNAL  
AL630 HAVE BEEN DELETED  
TITLE WAS DFU-B

REV	DATE	BY	DESCRIPTION
05	3951	4-5-79	RO1
DELETED "MODEL 3220" FROM TITLE BLOCK			
01	5065	8-2-82	BOZK

INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION, COMPUTER SYSTEMS DIVISION AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN-ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.



SCALE-	NAME	TITLE	DATE	TITLE
1:1	C. MICHAELS	DRAFT	2-9-78	FUNCTIONAL SCHEMATICS
		CHK		HPPFP-B
		ENGR		

03905  
55-710202 D08 13-16





REVISIONS			
GATE 03D04 WAS SHOWN AS AN ORGATE.			
ON IC 04C D5, Q, Q̄ & DC WAS S, 1, 0 & R - RESPECTIVELY IN AREA J7. JBC CAPACITORS 02B WAS 02A, PIN 4 WAS PIN 33, PIN 5 WAS PIN 34. ON IC 02E PIN 5 & 6 WERE A NO CONNECTION. TITLE WAS DFU-B.			
DESIGN	3951	DATE	4-9-79
BY		REVISED	RO1
DELETED "MODEL 3220" FROM TITLE BLOCK.			
JULY	5065	REVISED	8-1-82
		BY	RO2




INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN ELMER CORPORATION COMPUTER SYSTEMS DIVISION AND SHALL NOT BE DISCLOSED OR USED FOR ANY OTHER PURPOSES EXCEPT AS SPECIFIED BY CONTRACT BETWEEN THE RECIPIENT AND THE PERKIN ELMER CORPORATION. DUPLICATION OF ANY PORTION OF THIS DATA SHALL INCLUDE THIS LEGEND.		SCALE-	NAME C. MICHAELS	TITLE FUNCTIONAL SCHEMATICS	DATE 2-13-78	TITLE FUNCTIONAL SCHEMATICS	DATE 2-13-78
		TOLERANCE RESISTORS CAPACITORS DIMENSIONS ANGLES UNLESS OTHERWISE SPECIFIED	CHK ENGR			TASK NO. 03905	SHEET OF 15-16
						DESIGN NO. 35-116202	DATE 08





REVISIONS			
PRE PRODUCTION APPROVAL	INITIALS	DATE	
	DFV	12/18/77	
AREA E7, CBENO WAS 202-0 AREA N6, PIN NO. 102-0 WAS 202-0. AREA N9, 35-735 WAS ROO.			
JRB	CC	3924	2-9-79/RO
RELEASED FOR PRODUCTION			DATE 2/9/79
ENG. <i>[Signature]</i>			



CON	TERM. NO.	BACK PANEL MAP	
		ROW 1	ROW 2
	41	P5	GND
	40	GND	GND
	39		
	38		
	37		
	36	C000	C010
	35	C020	C030
	34	C040	C050
	33	C060	C070
	32	C080	C090
	31	C100	C110
	30	C120	C130
	29	C140	C150
	28		
	27	B001	B011
	26	B021	B031
	25	B041	B051
	24	B061	B071
	23	B081	B091
	22	B101	B111
	21	B121	B131
	20	B141	B151
	19	B161	B171
	18	B181	B191
	17	B201	B211
	16	B221	B231
	15	B241	B251
	14	B261	B271
	13	B281	B291
	12	B301	B311
	11		
	10	C160	C170
	9	C180	C190
	8	C200	C210
	7	C220	C230
	6	C240	C250
	5	C260	C270
	4	C280	C290
	3	C300	C310
	2	CBENO	
	1	GND	GND
	00	P5	GND



USED IN MANUAL  
29-705

35-735	RO1
BOARD	REV LEVEL

SCALE	NAME	DRAFT	DATE	TITLE
	C. MICHAELS		3-3-78	FUNCTIONAL SCHEMATIC
	E. GREENSTEIN	SYS TEST	5-11-77	
	D. CERO	ENGR	5-11-77	
	S. JOYCE	ENGR	5-11-77	
	R.A. BARKER	MGR.	5-11-77	
	H. LEMOND	MGR.	5-11-77	



REVISIONS


REV	DATE	BY	INITIALS	DESCRIPTION
1	5-11-79	W. J. H.	WJH	PRODUCTION APPROVAL
2	5-11-79	W. J. H.	WJH	REVISED CIRCUITRY TO AGREE WITH RO1 COPPER
3	5-11-79	W. J. H.	WJH	RELEASED FOR PRODUCTION
4	5-11-79	W. J. H.	WJH	REVISED TO REFLECT COPPER CHANGE

NOTES

1. CONNECTOR PINS CLOSEST TO EDGE OF BOARD ARE TO BE BENT INWARD PRIOR TO SOLDERING.
2. DIMENSIONS ARE IN MILLIMETERS.

MILLIMETERS	INCHES
91.44	3.6
350.52	13.8

COMPONENT	REF. DESIGNATION
I.C.	A01-A09
RESISTOR	R1
CAPACITOR	C1-C9



TOLERANCE IN MILLIMETERS

X	± .8
.X	± .5
.XX	± .13

UNLESS OTHERWISE SPECIFIED

SCALE - 2:1

TOLERANCE	DATE	BY	INITIALS
	5-11-79	W. J. H.	WJH
	5-11-79	W. J. H.	WJH
	5-11-79	W. J. H.	WJH

NAME	TITLE	DATE
PERKIN-ELMER	DRFT	12-8-78
P. CERD	CHK	5-11-79
G. TOYCE	ENGR	5-11-79
R. A. BARBER	QC	5-11-79
N. LEWIS	MGR	5-11-79

METRIC

USED IN MANUAL 79-705

ALL INFORMATION DISCLOSED HEREIN IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF THE PERKIN-ELMER CORPORATION. THIS DOCUMENT IS THE PROPERTY OF THE PERKIN-ELMER CORPORATION AND THE PERKIN-ELMER CORPORATION SHALL INCLUDE THIS LEGAL NOTICE IN ANY REPRODUCTION OF THIS DOCUMENT.

TITLE	DATE	BY	INITIALS
ASSEMBLY	5-11-79	W. J. H.	WJH
C-BUS INTERFACE	5-11-79	W. J. H.	WJH

## INDEX

A multiplexor, 5-2  
A stack, B stack, 5-2  
Add/Subtract, 4-5  
Add/Subtract algorithm, 4-6  
Add/Subtract state transition diagram, 4-6  
Algorithm:  
    Read condition code, 4-2  
    Load most significant half, 4-3  
    Load, 4-4  
    Read, 4-5  
    Add/Subtract, 4-6  
    Multiply, 4-10  
    Divide, 4-13  
AMX circuit, 6-12  
Arithmetic latch, 5-3/5-4  
ASTK, BSTK circuits, 6-13  
  
B address multiplexor, 5-2  
B multiplexor A, B multiplexor B, 5-2  
Block diagram analysis, 5-1  
BMXA, BMXB Circuits, 6-12  
Board installation and cabling, illustration, 2-3  
  
Clock, 6-4  
Code, read condition, 4-2  
Codes:  
    Condition, 3-2, 6-13  
    Function, 3-1  
Component installation, 2-2  
Condition code and sign logic, 6-13  
Condition codes, 3-2  
Conversion from decimal, A-9  
CPU strapping, 2-1  
  
Data formats, A-2  
Destination register, 3-2  
Divide, 4-11  
Divide algorithm, 4-13  
Divide state transition diagram, 4-11  
  
Equalization, A-6  
Example algorithm, 4-2  
Exponent ALU and registers, 5-3/5-4  
Exponent logic, 6-7  
Exponent overflow, A-7  
Exponent underflow, A-8

INDEX (Continued)

Fault processing, 4-14  
Floating/fixed-point ranges, A-4  
Floating-point arithmetic, A-1  
Floating-point number, A-2  
Floating-point number range, A-4  
Fraction conversion, table, D-6  
Function codes, 3-1  
Function select and decoding, 6-6  
Functions of HPFPP states, 6-5

Guard digits, A-8, F-1  
Guard digits and rounding logic, 6-13

Hexadecimal addition and subtraction, table, E-3  
Hexadecimal multiplication and division, table, D-3  
Hexadecimal to decimal integer conversion, table, D-2  
HPFPP algorithms, 4-1  
HPFPP block diagram, 5-1  
HPFPP clock switch settings, 6-4  
HPFPP component installation, 2-2  
HPFPP function codes, table, 3-1  
HPFPP shut-down sequence, 6-3  
HPFPP shut-down timing diagram, 6-3  
HPFPP start-up sequence, 6-1  
HPFPP start-up timing diagram, 6-2  
HPFPP state transition chart, 6-6  
HPFPP-A mnemonic list, F-1  
HPFPP-B mnemonic list, G-1

Installation, 2-1  
| Installation  
|     3210, H-1  
|     3220, I-1  
|     3230, J-1

Integer conversion, table, D-5  
Interface, 6-1  
Introduction, 1-1/1-2  
Iteration constants for multiply and divide, 6-9

Load, 4-3  
Load algorithm, 4-4  
Load most significant half, 4-2  
Load most significant half algorithm, 4-3  
Load most significant half state transition diagram, 4-2  
Load state transition diagram, 4-3  
Logic analysis, 6-1

MAL shifter, 5-2  
MAL shifter and A latch, 6-11  
MALU control, 6-11  
Mantissa ALU, 5-2  
Mathematical constants, table, D-4



## INDEX (Continued)

Mnemonic list, HPPFD-A, F-1  
Mnemonic list, HPFPF-B, G-1  
MQ and MQ shifter, 6-12  
MQ shifter, 5-3/5-4  
Multiplier/Quotient Register, 5-3/5-4  
Multiply, 4-8  
Multiply algorithm, 4-10  
Multiply algorithm control, 6-10  
Multiply controller, 6-9  
Multiply state transition diagram, 4-8  
  
Normalization, A-5  
  
Power requirements, 2-1  
Powers of sixteen, table, D-2  
Powers of two, table, D-1  
Programming considerations, 3-1  
  
Read, 4-5  
Read algorithm, 4-5  
Read condition code, 4-2  
Read condition code algorithm, 4-2  
Read state transition diagram, 4-5  
Register selection, 3-2  
Registers:  
    Destination, 3-2  
    Source, 3-2  
    Multiplier/Quotient, 5-3/5-4  
    State, 6-5  
ROM maps, E-1, F-2, E-3/E-4  
Round (x) plot, C-2  
Rounding, 4-12  
R\* Rounding, A-8, C-1  
R\* (X) plot, C-3/C-4  
  
Sample state transition diagram, 4-1  
Shifter:  
    MAL, 5-2, 6-11  
    MQ, 5-3/5-4, 6-12  
Shut-down sequence, 6-3  
Sign logic, 6-13  
Single-precision vs. double-precision, 3-2  
Source register, 3-2  
Start-up sequence, 6-1  
State registers, 6-5

INDEX (Continued)

State transition diagram:

- Sample, 4-1
- Load most significant half, 4-2
- Load, 4-3
- Read, 4-5
- Add/Subtract, 4-6
- Multiply, 4-8
- Divide, 4-11

Switch positioning and clocks, 2-1

Testing, 2-3

Timing diagram:

- HPFPP start-up, 6-2
- HPFPP shut-down, 6-3

Total bias, C-2

True zero, A-7

Unnormalized load, 3-1

XALU mode select table, 6-7

XCNTR circuit, 6-8

XCNTR increment/decrement count, 6-8

19-142F67 HPFPP state control ROM map, E-1

19-188F21 HPFPP very great ROM map, E-2

19-188F30 HPFPP CC ROM map, E-3

| 3210 board installation and cabling, H-1

| 3220 board installation and cabling, I-1

| 3230 board installation and cabling, J-1

# PUBLICATION COMMENT FORM

Please use this postage-paid form to make any comments, suggestions, criticisms, etc. concerning this publication.

From \_\_\_\_\_ Date \_\_\_\_\_

Title \_\_\_\_\_ Publication Title \_\_\_\_\_

Company \_\_\_\_\_ Publication Number \_\_\_\_\_

Address \_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

FOLD

FOLD

Check the appropriate item.

Error Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Addition Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Other Page No. \_\_\_\_\_ Drawing No. \_\_\_\_\_

Explanation:

CUT ALONG LINE

FOLD

FOLD

Fold and Staple  
No postage necessary if mailed in U.S.A.

STAPLE


STAPLE

FOLD

FOLD



NO POSTAGE  
NECESSARY  
IF MAILED  
IN THE  
UNITED STATES



**BUSINESS REPLY MAIL**  
FIRST CLASS      PERMIT NO. 22      OCEANPORT, N.J.

POSTAGE WILL BE PAID BY ADDRESSEE

**PERKIN-ELMER**

Computer Systems Division  
2 Crescent Place  
Oceanport, NJ 07757

TECH PUBLICATIONS DEPT. MS 322A

FOLD

FOLD

STAPLE

STAPLE